Preliminary User's Manual

NEC

μPD780024, 780034, 780024Y, 780034Y SUBSERIES

8-BIT SINGLE-CHIP MICROCONTROLLERS

μPD780021	μPD780031	μPD780021Y	μPD780031Y
μPD780022	μPD780032	μPD780022Y	μPD780032Y
μPD780023	μPD780033	μPD780023Y	μPD780033Y
μPD780024	μPD780034	μPD780024Y	μPD780034Y
μPD780021(A)	μPD780031(A)	μPD780021Y(A)	μPD780031Y(A)
μPD780022(A)	μPD780032(A)	μPD780022Y(A)	μPD780032Y(A)
μPD780023(A)	μPD780033(A)	μPD780023Y(A)	μPD780033Y(A)
μPD780024(A)	μPD780034(A)	μPD780024Y(A)	μPD780034Y(A)
	μPD78F0034		μPD78F0034Y

[MEMO]

NOTES FOR CMOS DEVICES

① **PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② **HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ **STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

FIP, EEPROM, and IEBus are trademarks of NEC Corporation.

Windows, and Windows NT are either registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 Series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

Ethernet is a trademark of Xerox Corp.

NEWS and NEWS-OS are trademarks of Sony Corporation.

OSF/Motif is a trademark of OpenSoftware Foundation, Inc.

TRON is an abbreviation of The Realtime Operating System Nucleus.

ITRON is an abbreviation of Industrial TRON.

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed:
μPD78F0034CW, 78F0034GC-AB8, 78F0034GK-8A8
μPD78F0034YCW, 78F0034YGC-AB8, 78F0034YGK-8A8

The customer must judge the need for a license for the following products:
μPD780021CW-xxx, 780022CW-XXX, 780023CW-xxx, 780024CW-xxx
μPD780021GC-xxx-AB8, 780022GC-xxx-AB8, 780023GC-xxx-AB8
μPD780024GC-xxx-AB8, 780021GK-xxx-8A8, 780022GK-xxx-8A8
μPD780023GK-xxx-8A8, 780024GK-xxx-8A8, 780021CW(A)-xxx
μPD780022CW(A)-xxx, 780023CW(A)-xxx, 780024CW(A)-xxx
μPD780021GC(A)-xxx-AB8, 780022GC(A)-xxx-AB8, 780023GC(A)-xxx-AB8
μPD780024GC(A)-xxx-AB8, 780021GK(A)-xxx-8A8, 780022GK(A)-xxx-8A8
μPD780023GK(A)-xxx-8A8, 780024GK(A)-xxx-8A8, 780021YCW-xxx
μPD780022YCW-xxx, 780023YCW-xxx, 780024YCW-xxx
μPD780021YGC-xxx-AB8, 780022YGC-xxx-AB8, 780023YGC-xxx-AB8
μPD780024YGC-xxx-AB8, 780021YGK-xxx-8A8, 780022YGK-xxx-8A8
μPD780023YGK-xxx-8A8, 780024YGK-xxx-8A8, 780021YCW(A)-xxx
μPD780022YCW(A)-xxx, 780023YCW(A)-xxx, 780024YCW(A)-xxx
μPD780021YGC(A)-xxx-AB8, 780022YGC(A)-xxx-AB8, 780023YGC(A)-xxx-AB8
μPD780024YGC(A)-xxx-AB8, 780021YGK(A)-xxx-8A8, 780022YGK(A)-xxx-8A8
μPD780023YGK(A)-xxx-8A8, 780024YGK(A)-xxx-8A8, 780031CW-xxx
μPD780032CW-xxx, 780033CW-xxx, 780034CW-xxx, 780031GC-xxx-AB8
μPD780032GC-xxx-AB8, 780033GC-xxx-AB8, 780034GC-xxx-AB8
μPD780031GK-xxx-8A8, 780032GK-xxx-8A8, 780033GK-xxx-8A8
μPD780034GK-xxx-8A8, 780031CW(A)-xxx, 780032CW(A)-xxx
μPD780033CW(A)-xxx, 780034CW(A)-xxx, 780031GC(A)-xxx-AB8
μPD780032GC(A)-xxx-AB8, 780033GC(A)-xxx-AB8, 780034GC(A)-xxx-AB8
μPD780031GK(A)-xxx-8A8, 780032GK(A)-xxx-8A8, 780033GK(A)-xxx-8A8
μPD780034GK(A)-xxx-8A8, 780031YCW-xxx, 780032YCW-xxx, 780033YCW-xxx
μPD780034YCW-xxx, 780031YGC-xxx-AB8, 780032YGC-xxx-AB8
μPD780033YGC-xxx-AB8, 780034YGC-xxx-AB8, 780031YGK-xxx-8A8
μPD780032YGK-xxx-8A8, 780033YGK-xxx-8A8, 780034YGK-xxx-8A8
μPD780031YCW(A)-xxx, 780032YCW(A)-xxx, 780033YCW(A)-xxx
μPD780034YCW(A)-xxx, 780031YGC(A)-xxx-AB8, 780032YGC(A)-xxx-AB8
μPD780033YGC(A)-xxx-AB8, 780034YGC(A)-xxx-AB8, 780031YGK(A)-xxx-8A8
μPD780032YGK(A)-xxx-8A8, 780033YGK(A)-xxx-8A8, 780034YGK(A)-xxx-8A8

The application circuits and their parameters are for reference only and are not intended for use in actual design.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

• Device availability

• Ordering information

• Product release schedule

• Availability of related technical literature

• Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)

• Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 408-588-6000
    800-366-9782
Fax: 408-588-6130
    800-729-9288

NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 03 02
Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Italiana s.r.1.
Milano, Italy
Tel: 02-66 75 41
Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH
Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580

NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-67 58 00
Fax: 01-30-67 58 99

NEC Electronics (France) S.A.
Spain Office
Madrid, Spain
Tel: 01-504-2787
Fax: 01-504-2860

NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130
Tel: 253-8311
Fax: 250-3583

NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-719-2377
Fax: 02-719-5951

NEC do Brasil S.A.
Cumbica-Guarulhos-SP, Brasil
Tel: 011-6465-6810
Fax: 011-6465-6829

J97. 8

Major Revisions in This Edition

Page	Description
P.87	Addition of **Caution** regarding setting values for memory size switching register to **5.1 Memory Spaces**
P.161, 162	Change and addition of **Caution** to **8.3 16-bit Timer/Event Counter Configuration (2) Capture/compare register00(CR00), (3) Capture/compare register01(CR01)**
P.163	Change in **Figure 8-2 16-bit Timer Mode Control Register (TMC0) Format**
P.164	Addition of **Caution** to **Figure 8-3 Capture/Compare Control Register 0 (CRC0) Format**
P.165	Addition of **Note** to **Figure 8-4 16-bit Timer Output Control Register (TOC0) Format**
P.166	Change and addition of **Caution** to **Figure 8-5 Prescaler Mode Register 0 (PRM0) Format**
P.170	Addition of **Caution** to **Figure 8-10 Control Register Settings for PPG Output Operation**
P.172, 174, 176, 177	Revision of following timing charts in **CHAPTER 8 16-BIT TIMER/EVENT COUNTER** **Figure 8-13 Timing of Pulse Width Measurement Operation by Free-Running Counter and One Capture Register (with Both Edges Specified)** **Figure 8-16 Timing of Pulse Width Measurement Operation with Free-Running Counter (with Both Edges Specified)** **Figure 8-18 Timing of Pulse Width Measurement Operation by Free-Running Counter and Two Capture Registers (with Rising Edge Specified)** **Figure 8-20 Timing of Pulse Width Measurement Operation by Means of Restart (with Rising Edge Specified)**
P.178	Addition of **Caution** to **8.5.4 External event counter operation**
P.181	**8.5.6 One-shot pulse output operation** First sentence about prohibition of one-shot pulse output with external trigger completely changed
P.186, 187	8.6 16-bit Timer/Event Counter Operating Precautions Revision in **(7) Operation of OVF0 flag** Addition of the following items **(9) Timer operation** **(10) Capture operation** **(11) Compare operation** **(12) Edge detection**
P.230	Revision of **Caution** of **13.2 A/D Converter Configuration (2) A/D conversion result register (ADCR0)**
P.245	Revision in **13.5 A/D Converter Cautions (10) A/D conversion result register (ADCR0) read operation**
P.248	Revision of **Caution** of **14.2 A/D Converter Configuration (2) A/D conversion result register (ADCR0)**
P.260	Revision in **14.5 A/D Converter Cautions (10) A/D conversion result register (ADCR0) read operation**
P.289	Addition of **Note** to **Figure 17-2 Serial Interface (CSIM30) Format**
P.297	Revision of **18.3 Registers to Control Serial Interface (1) IIC control register (IICC0)**
P.299, 300	Revision of description of STT0 and SPT0 flags in **Figure 18-3 IIC Control Register (IICC0) Format**

The mark ★ shows major revised points.

[MEMO]

INTRODUCTION

Readers   This manual has been prepared for user engineers who understand the functions of the
                               μPD780024, 780034, 780024Y, and 780034Y Subseries and wish to design and develop
                               application systems and programs for these devices.

μPD780024 Subseries   :   μPD780021, 780022, 780023, 780024
                          μPD780021(A), 780022(A), 780023(A), 780024(A)
μPD780034 Subseries   :   μPD780031, 780032, 780033, 780034, 78F0034
                          μPD780031(A), 780032(A), 780033(A), 780034(A)
μPD780024Y Subseries :   μPD780021Y, 780022Y, 780023Y, 780024Y
                          μPD780021Y(A), 780022Y(A), 780023Y(A), 780024Y(A)
μPD780034Y Subseries :   μPD780031Y, 780032Y, 780033Y, 780034Y, 78F0034Y
                          μPD780031Y(A), 780032Y(A), 780033Y(A), 780034Y(A)

Purpose   This manual is intended to provide users an understanding of the functions described in
                               the organization below.

Organization   The μPD780024, 780034, 780024Y, and 780034Y Subseries manual is separated into
                               two parts: this manual and the instructions edition (common to the 78K/0 Series).

μPD780024, 780034, 780024Y, 780034Y Subseries User's Manual (This Manual)	78K/0 Series User's Manual Instructions

- Pin functions
- Internal block functions
- Interrupt
- Other on-chip peripheral functions

- CPU functions
- Instruction set
- Explanation of each instruction

How To Read This Manual Before reading this manual, you should have general knowledge of electric and logic circuits and microcontrollers.

- For readers who use this as an (A) product:
  - → Standard products differ from (A) products in their quality grade only. Re-read the product name as indicated below if your products is an (A) product.

μPD780021 → μPD780021(A)	μPD780021Y → μPD780021Y(A)
μPD780022 → μPD780022(A)	μPD780022Y → μPD780022Y(A)
μPD780023 → μPD780023(A)	μPD780023Y → μPD780023Y(A)
μPD780024 → μPD780024(A)	μPD780024Y → μPD780024Y(A)
μPD780031 → μPD780031(A)	μPD780031Y → μPD780031Y(A)
μPD780032 → μPD780032(A)	μPD780032Y → μPD780032Y(A)
μPD780033 → μPD780033(A)	μPD780033Y → μPD780033Y(A)
μPD780034 → μPD780034(A)	μPD780034Y → μPD780034Y(A)

- To gain a general understanding of functions:
  - → Read this manual in the order of the contents.
- How to interpret the register format:
  - → For the bit number enclosed in square, the bit name is defined as a reserved word in RA78K/0, and in CC78K/0, already defined in the header file named sfrbit.h.
- To check the details of a register when you know the register name.
  - → Refer to **APPENDIX D.**

Caution   **Examples in this manual employ the "standard" quality grade for general electronics. When using examples in this manual for the "standard" quality grade, review the quality grade of each part and/or circuit actually used.**

Chapter Organization   This manual divides the descriptions for the subseries into different chapters as shown below. Read only the chapters related to the device you use.

Chapter	μPD780024 Subseries	μPD780034 Subseries	μPD780024Y Subseries	μPD780034Y Subseries
Chapter 1 Outline (μPD780024, 780034 Subseries)	○	○	—	—
Chapter 2 Outline (μPD780024Y, 780034Y Subseries)	—	—	○	○
Chapter 3 Pin Function (μPD780024, 780034 Subseries)	○	○	—	—
Chapter 4 Pin Function (μPD780024Y, 780034Y Subseries)	—	—	○	○
Chapter 5 CPU Architecture	○	○	○	○
Chapter 6 Port Functions	○	○	○	○
Chapter 7 Clock Generator	○	○	○	○
Chapter 8 16-Bit Timer/Event Counter	○	○	○	○
Chapter 9 8-Bit Timer/Event Counter	○	○	○	○
Chapter 10 Watch Timer	○	○	○	○
Chapter 11 Watchdog Timer	○	○	○	○
Chapter 12 Clock Output/Buzzer Output Control Circuit	○	○	○	○
Chapter 13 8-Bit A/D Converter (μPD780024, 780024Y Subseries)	○	—	○	—
Chapter 14 10-Bit A/D Converter (μPD780034, 780034Y Subseries)	—	○	—	○
Chapter 15 Serial Interface	○	○	○	○
Chapter 16 Serial Interface (UART0)	○	○	○	○
Chapter 17 Serial Interface (SIO3)	○	○	○	○
Chapter 18 Serial Interface (IIC0) (μPD780024Y, 780034Y Subseries only)	—	—	○	○
Chapter 19 Interrupt Functions	○	○	○	○
Chapter 20 External Device Expansion Functions	○	○	○	○
Chapter 21 Standby Function	○	○	○	○
Chapter 22 Reset Function	○	○	○	○
Chapter 23 μPD78F0034, 78F0034Y	○	○	○	○
Chapter 24 Instruction Set	○	○	○	○

Differences between μPD780024, 780034 Subseries and μPD780024Y, 780034Y Subseries:

The μPD780024, 780034 Subseries and μPD780024Y, 780034Y Subseries are different in the following functions of the serial interface channel 0.

Serial Interface	μPD780024, 780034 Subseries	μPD780024Y, 780034Y Subseries
3-wire serial I/O mode	2 ch (SIO30, SIO31)	1 ch (SIO30 only)
UART mode	1 ch	1 ch
I^{2}C bus mode	Not supported	1 ch

Legend

Data representation weight : High digits on the left and low digits on the right

Active low representations : $\overline{\times\times\times}$ (line over the pin and signal names)

Note : Description of note in the text.

Caution : Information requiring particular attention

Remarks : Additional explanatory material

Numerical representations : Binary ··· ×××× or ××××B

           Decimal ··· ××××

           Hexadecimal ··· ××××H

Related Documents   The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

• **Related documents for μPD780024 Subseries**

Document name		Document No.	
		Japanese	English
μPD780021, 780022, 780023, 780024 Data Sheet		U12299J	U12299E
μPD780024, 780034, 780024Y, 780034Y Subseries User's Manual		U12022J	This manual
78K/0 Series User's Manual-Instructions		U12326J	U12326E
78K/0 Series Instruction Application Table		U10903J	—
78K/0 Series Instruction Set		U10904J	—
μPD780034 Subseries Special Function Register Table		To be prepared	—
78K/0 Series Application Note	Basics (I)	U12704J	IEA-1288

• **Related documents for μPD780024Y Subseries**

Document name		Document No.	
		Japanese	English
μPD780021Y, 780022Y, 780023Y, 780024Y Data Sheet		U12165J	U12165E
μPD780024, 780034, 780024Y, 780034Y Subseries User's Manual		U12022J	This manual
78K/0 Series User's Manual-Instructions		U12326J	U12326E
78K/0 Series Instruction Application Table		U10903J	—
78K/0 Series Instruction Set		U10904J	—
μPD780034Y Subseries Special Function Register Table		To be prepared	—
78K/0 Series Application Note	Basics (I)	U12704J	IEA-1288

Caution   The above documents are subject to change without prior notice. Be sure to use the latest version document when starting design.

- **Related documents for μPD780034 Subseries**

Document name		Document No.	
		Japanese	English
μPD780031, 780032, 780033, 780034 Data Sheet		U12300J	U12300E
μPD78F0034 Data Sheet		U11993J	U11993E
μPD780024, 780034, 780024Y, 780034Y Subseries User's Manual		U12022J	This manual
78K/0 Series User's Manual-Instructions		U12326J	U12326E
78K/0 Series Instruction Applications Table		U10903J	—
78K/0 Series Instruction Set		U10904J	—
μPD780034 Subseries Special Function Register Table		To be prepared	—
78K/0 Series Application Note	Basics (I)	U12704J	IEA-1288

- **Related documents for μPD780034Y Subseries**

Document name		Document No.	
		Japanese	English
μPD780031Y, 780032Y, 780033Y, 780034Y Data Sheet		U12166J	U12166E
μPD78F0034Y Data Sheet		U11994J	U11994E
μPD780024, 780034, 780024Y, 780034Y Subseries User's Manual		U12022J	This manual
78K/0 Series User's Manual-Instructions		U12326J	U12326E
78K/0 Series Instruction Applications Table		U10903J	—
78K/0 Series Instruction Set		U10904J	—
μPD780034Y Subseries Special Function Register Table		To be prepared	—
78K/0 Series Application Note	Basics (I)	U12704J	IEA-1288

Caution   **The above documents are subject to change without prior notice. Be sure to use the latest version document when starting design.**

- **Related documents for development tool (User's Manuals)**

Document name		Document No.	
		Japanese	English
RA78K0 Assembler Package	Operation	U11802J	U11802E
	Language	U11801J	U11801E
	Structured Assembly Language	U11789J	U11789E
RA78K Series Structured Assembler Preprocessor		EEU-817	EEU-1402
CC78K0 C Compiler	Operation	U11517J	U11517E
	Language	U11518J	U11518E
CC78K0 C Compiler Application Note	Programming Know-how	U13034J	EEA-1208
CC78K Series Library Source File		U12322J	—
IE-78K0-NS		To be prepared	To be prepared
IE-78001-R-A		To be prepared	To be prepared
IE-78K0-R-EX1		To be prepared	To be prepared
IE-780034-NS-EM1		To be prepared	To be prepared
EP-78240		EEU-986	U10332E
EP-78012GK-R		EEU-5012	EEU-1538
SM78K0 System Simulator Windows^{TM} Based	Reference	U10181J	U10181E
SM78K Series System Simulator	External part user open Interface	U10092J	U10092E
ID78K0-NS Integrated Debugger PC Based	Reference	U12900J	To be prepared
ID78K0 Integrated Debugger EWS Based	Reference	U11151J	—
ID78K0 Integrated Debugger PC Based	Reference	U11539J	U11539E
ID78K0 Integrated Debugger Windows Based	Guide	U11649J	U11649E

★ (row: ID78K0-NS Integrated Debugger PC Based)

- **Related documents for embedded software (User's Manual)**

Document name		Document No.	
		Japanese	English
78K/0 Series Real-Time OS	Basics	U11537J	U11537E
	Installation	U11536J	U11536E
78K/0 Series OS MX78K0	Basics	U12257J	U12257E

Caution **The above documents are subject to change without prior notice. Be sure to use the latest version document when starting design.**

- **Other Documents**

Document name	Document No.	
	Japanese	English
IC PACKAGE MANUAL	C10943X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Devices	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892J	C11892E
Guide to Quality Assurance for Semiconductor Devices	—	MEI-1202
Microcomputer Related Product Series Guide - Third Party Manufacturers	U11416J	—

Caution   The above documents are subject to change without prior notice. Be sure to use the latest version document when starting design.

CONTENTS

LIST OF FIGURES (1/5)

LIST OF FIGURES (2/5)

LIST OF FIGURES (5/5)

LIST OF TABLES (1/2)

LIST OF TABLES (2/2)

CHAPTER 1   OUTLINE (μPD780024, 780034 SUBSERIES)

1.1 Features

- Internal Memory

Type Part Number	Program Memory (ROM/Flash memory)	Data Memory (High-Speed RAM)
μPD780021, 780031	8 Kbytes	512 bytes
μPD780022, 780032	16 Kbytes	
μPD780023, 780033	24 Kbytes	1024 bytes
μPD780024, 780034	32 Kbytes	
μPD78F0034	32 Kbytes **Note**	1024 bytes **Note**

Note   The capacities of internal flash memory and internal high-speed RAM can be changed by means of the memory size switching register (IMS).

- External Memory Expansion Space: 64 Kbytes
- Minimum Instruction execution time changeable from high speed (0.24 μs: @ 8.38-MHz operation with main system clock) to ultra-low speed (122 μs: @ 32.768-kHz operation with subsystem clock)
- Instruction set suited to system control
  - Bit manipulation possible in all address spaces
  - Multiply and divide instructions
- Fifty-one I/O ports: (Four N-ch open-drain ports)
- 8-bit resolution A/D converter   : 8 channels (μPD780024 Subseries only)
- 10-bit resolution A/D converter : 8 channels (μPD780034 Subseries only)
- Serial interface   : 3 channels
  - 3-wire serial I/O mode : 2 channels
  - UART mode   : 1 channel
- Timer: Five channels
  - 16-bit timer/event counter : 1 channel
  - 8-bit timer/event counter   : 2 channels
  - Watch timer   : 1 channel
  - Watchdog timer : 1 channel
- Vectored interrupts: 20
- Two types of on-chip clock oscillators (main system clock and subsystem clock)
- ★ Power supply voltage: V_{DD} = 1.8 to 5.5 V (other than μPD78F0034)

  V_{DD} = 2.7 to 5.5 V (μPD78F0034 only)

1.2 Applications

μPD780021, 780022, 780023, 780024
μPD780031, 780032, 780033, 780034, 78F0034

Home electric appliances, pagers, AV equipment, car audios, car electric equipment, office automation equipment, etc.

μPD780021(A), 780022(A), 780023(A), 780024(A)
μPD780031(A), 780032(A), 780033(A), 780034(A)

Control of transportation equipment, gas detection breakers, safety devices, etc.

1.3 Ordering Information

(1) μPD780024 Subseries

Part Number	Package	Internal ROM
μPD780021CW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780021GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780021GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780022CW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780022GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780022GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780023CW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780023GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780023GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780024CW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780024GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780024GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780021CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780021GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780021GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780022CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780022GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780022GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780023CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780023GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780023GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780024CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780024GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780024GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM

Remark ××× indicates ROM code suffix.

(2) μPD780034 Subseries

Part Number	Package	Internal ROM
μPD780031CW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780031GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780031GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780032CW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780032GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780032GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780033CW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780033GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780033GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780034CW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780034GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780034GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780031CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780031GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780031GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780032CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780032GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780032GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780033CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780033GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780033GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780034CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780034GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780034GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD78F0034CW	64-pin plastic shrink DIP (750 mils)	Flash memory
μPD78F0034GC-AB8	64-pin plastic QFP (14 × 14 mm)	Flash memory
μPD78F0034GK-8A8	64-pin plastic LQFP (12 × 12 mm)	Flash memory

Remark ××× indicates ROM code suffix.

1.4 Quality Grade

(1) μPD780024 Subseries

Part Number	Package	Quality Grades
μPD780021CW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780021GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780021GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780022CW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780022GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780022GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780023CW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780023GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780023GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780024CW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780024GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780024GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780021CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780021GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780021GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special
μPD780022CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780022GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780022GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special
μPD780023CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780023GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780023GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special
μPD780024CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780024GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780024GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special

Remark ××× indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document number C11531E) published by NEC Corporation to know the specification of quality grades on the devices and its recommended applications.

(2) μPD780034 Subseries

Part Number	Package	Quality Grades
μPD780031CW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780031GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780031GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780032CW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780032GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780032GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780033CW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780033GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780033GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780034CW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780034GC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780034GK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780031CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780031GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780031GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special
μPD780032CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780032GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780032GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special
μPD780033CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780033GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780033GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special
μPD780034CW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780034GC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780034GK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special
μPD78F0034CW	64-pin plastic shrink DIP (750 mils)	Standard
μPD78F0034GC-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD78F0034GK-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard

Remark ××× indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document number C11531E) published by NEC Corporation to know the specification of quality grades on the devices and its recommended applications.

1.5 Pin Configuration (Top View)

- **64-pin plastic shrink DIP (750 mils)**

μPD780021CW-×××, 780022CW-×××, 780023CW-×××, 780024CW-×××
μPD780021CW(A)-×××, 780022CW(A)-×××, 780023CW(A)-×××, 780024CW(A)-×××
μPD780031CW-×××, 780032CW-×××, 780033CW-×××, 780034CW-×××
μPD780031CW(A)-×××, 780032CW(A)-×××, 780033CW(A)-×××, 780034CW(A)-×××
μPD78F0034CW

Pin	Left		Right	Pin
1	P40/AD0		P67/ASTB	64
2	P41/AD1		P66/$\overline{\text{WAIT}}$	63
3	P42/AD2		P65/$\overline{\text{WR}}$	62
4	P43/AD3		P64/$\overline{\text{RD}}$	61
5	P44/AD4		P75/BUZ	60
6	P45/AD5		P74/PCL	59
7	P46/AD6		P73/TI51/TO51	58
8	P47/AD7		P72/TI50/TO50	57
9	P50/A8		P71/TI01	56
10	P51/A9		P70/TI00/TO0	55
11	P52/A10		P03/INTP3/ADTRG	54
12	P53/A11		P02/INTP2	53
13	P54/A12		P01/INTP1	52
14	P55/A13		P00/INTP0	51
15	P56/A14		V_{SS1}	50
16	P57/A15		X1	49
17	V_{SS0}		X2	48
18	V_{DD0}		IC(V_{PP})	47
19	P30		XT1	46
20	P31		XT2	45
21	P32		$\overline{\text{RESET}}$	44
22	P33		AV_{DD}	43
23	P34/SI31		AV_{REF}	42
24	P35/SO31		P10/ANI0	41
25	P36/$\overline{\text{SCK31}}$		P11/ANI1	40
26	P20/SI30		P12/ANI2	39
27	P21/SO30		P13/ANI3	38
28	P22/$\overline{\text{SCK30}}$		P14/ANI4	37
29	P23/RxD0		P15/ANI5	36
30	P24/TxD0		P16/ANI6	35
31	P25/ASCK0		P17/ANI7	34
32	V_{DD1}		AV_{SS}	33

Cautions 1. Connect directly IC (Internally Connected) pin to V_{SS0} or V_{SS1}.
2. Connect AV_{SS} pin to V_{SS0}.

Remarks 1. When these devices are used in applications that require the reduction of noise generated from an on-chip microcontroller, the implementation of noise measures is recommended, such as supplying V_{DD0} and V_{DD1} independently, connecting V_{SS0} and V_{SS1} independently to ground lines, and so on.
2. Pin connection in parentheses is intended for the μPD78F0034.

- **64-pin plastic QFP (14 × 14 mm)**

    μPD780021GC-×××-AB8, 780022GC-×××-AB8, 780023GC-×××-AB8, 780024GC-×××-AB8
    μPD780021GC(A)-×××-AB8, 780022GC(A)-×××-AB8, 780023GC(A)-×××-AB8, 780024GC(A)-×××-AB8
    μPD780031GC-×××-AB8, 780032GC-×××-AB8, 780033GC-×××-AB8, 780034GC-×××-AB8
    μPD780031GC(A)-×××-AB8, 780032GC(A)-×××-AB8, 780033GC(A)-×××-AB8, 780034GC(A)-×××-AB8
    μPD78F0034GC-AB8

- **64-pin plastic LQFP (12 × 12 mm)**

    μPD780021GK-×××-8A8, 780022GK-×××-8A8, 780023GK-×××-8A8, 780024GK-×××-8A8
    μPD780021GK(A)-×××-8A8, 780022GK(A)-×××-8A8, 780023GK(A)-×××-8A8, 780024GK(A)-×××-8A8
    μPD780031GK-×××-8A8, 780032GK-×××-8A8, 780033GK-×××-8A8, 780034GK-×××-8A8
    μPD780031GK(A)-×××-8A8, 780032GK(A)-×××-8A8, 780033GK(A)-×××-8A8, 780034GK(A)-×××-8A8
    μPD78F0034GK-8A8

Top pins (left to right, 64 → 49):
P47/AD7, P46/AD6, P45/AD5, P44/AD4, P43/AD3, P42/AD2, P41/AD1, P40/AD0, P67/ASTB, P66/WAIT, P65/WR, P64/RD, P75/BUZ, P74/PCL, P73/TI51/TO51, P72/TI50/TO50

Left pins (1 → 16):
1 P50/A8
2 P51/A9
3 P52/A10
4 P53/A11
5 P54/A12
6 P55/A13
7 P56/A14
8 P57/A15
9 Vss0
10 VDD0
11 P30
12 P31
13 P32
14 P33
15 P34/SI31
16 P35/SO31

Right pins (48 → 33):
48 P71/TI01
47 P70/TI00/TO0
46 P03/INTP3/ADTRG
45 P02/INTP2
44 P01/INTP1
43 P00/INTP0
42 Vss1
41 X1
40 X2
39 IC (Vpp)
38 XT1
37 XT2
36 RESET
35 AVDD
34 AVREF
33 P10/ANI0

Bottom pins (17 → 32):
P36/SCK31, P20/SI30, P21/SO30, P22/SCK30, P23/RxD0, P24/TxD0, P25/ASCK0, VDD1, AVss, P17/ANI7, P16/ANI6, P15/ANI5, P14/ANI4, P13/ANI3, P12/ANI2, P11/ANI1

Cautions 1. Connect directly IC (Internally Connected) pin to Vss0 or Vss1.

2. Connect AVss pin to Vss0.

Remarks 1. When these devices are used in applications that require the reduction of noise generated from an on-chip microcontroller, the implementation of noise measures is recommended, such as supplying VDD0 and VDD1 independently, connecting Vss0 and Vss1 independently to ground lines, and so on.

2. Pin connection in parentheses is intended for the μPD78F0034.

A8 to A15	:	Address Bus	P70 to P75	:	Port7
AD0 to AD7	:	Address/Data Bus	PCL	:	Programmable Clock
ADTRG	:	AD Trigger Input	$\overline{\text{RD}}$	:	Read Strobe
ANI0 to ANI7	:	Analog Input	RESET	:	Reset
ASCK0	:	Asynchronous Serial Clock	RxD0	:	Receive Data
ASTB	:	Address Strobe	$\overline{\text{SCK30}}$, $\overline{\text{SCK31}}$	:	Serial Clock
AV_{DD}	:	Analog Power Supply	SI30, SI31	:	Serial Input
AV_{REF}	:	Analog Reference Voltage	SO30, SO31	:	Serial Output
AV_{SS}	:	Analog Ground	TI00, TI01, TI50, TI51	:	Timer Input
BUZ	:	Buzzer Clock	TO0, TO50, TO51	:	Timer Output
IC	:	Internally Connected	TxD0	:	Transmit Data
INTP0 to INTP3	:	Interrupt from Peripherals	V_{DD0}, V_{DD1}	:	Power Supply
P00 to P03	:	Port0	V_{PP}	:	Programming Power Supply
P10 to P17	:	Port1	V_{SS0}, V_{SS1}	:	Ground
P20 to P25	:	Port2	$\overline{\text{WAIT}}$	:	Wait
P30 to P36	:	Port3	$\overline{\text{WR}}$	:	Write Strobe
P40 to P47	:	Port4	X1, X2	:	Crystal (Main System Clock)
P50 to P57	:	Port5	XT1, XT2	:	Crystal (Subsystem Clock)
P64 to P67	:	Port6			

1.6 78K/0 Series Expansion

78K/0 Series expansion is shown below. The names in frames are subseries.

Products in mass production

Products under development

Y subseries products are compatible with I²C bus.

Control

100-pin	μPD78075B	EMI noise reduced version of the μPD78078
100-pin	μPD78078 / μPD78078Y	A timer was added to the μPD78054 and the external interface function was enhanced
100-pin	μPD78070A / μPD78070AY	ROM-less versions of the μPD78078
100-pin	μPD780018AY	Serial I/O of the μPD78078Y was enhanced and only selected functions are provided
80-pin	μPD780058 / μPD780058Y^Note	Serial I/O of the μPD78054 was enhanced. EMI noise reduced version
80-pin	μPD78058F / μPD78058FY	EMI noise reduced version of the μPD78054
80-pin	μPD78054 / μPD78054Y	UART and D/A converter were added to the μPD78014 and I/O was enhanced
64-pin	μPD780034 / μPD780034Y	An A/D converter of the μPD780024 was enhanced
64-pin	μPD780024 / μPD780024Y	Serial I/O of the μPD78018F was enhanced.
64-pin	μPD78014H	EMI noise reduced version of the μPD78018F
64-pin	μPD78018F / μPD78018FY	Low-voltage (1.8 V) operation versions of the μPD78014 with choice of several ROM and RAM capacities
64-pin	μPD78014 / μPD78014Y	An A/D converter and 16-bit timer were added to the μPD78002
64-pin	μPD780001	An A/D converter was added to the μPD78002
64-pin	μPD78002 / μPD78002Y	Basic subseries for control
42-/44-pin	μPD78083	On-chip UART, capable of operation at a low voltage (1.8 V)

Inverter control

64-pin	μPD780988	The inverter control, timer, and SIO of the μPD780964 were enhanced. ROM size and RAM size were expanded
64-pin	μPD780964	An A/D converter of the μPD780924 was enhanced
64-pin	μPD780924	On-chip inverter control circuit and UART. EMI noise reduced version

78K/0 Series

FIP™ drive

100-pin	μPD780208	The I/O and FIP C/D of the μPD78044F were enhanced. Display output total: 53
100-pin	μPD780228	The I/O and FIP C/D of the μPD78044H were enhanced. Display output total: 48
80-pin	μPD78044H	N-ch open-drain I/O was added to the μPD78044F. Display output total: 34
80-pin	μPD78044F	Basic subseries for driving FIP. Display output total: 34

LCD drive

100-pin	μPD780308 / μPD780308Y	SIO of the μPD78064 was enhanced. ROM size and RAM size were expanded
100-pin	μPD78064B	EMI noise reduced version of the μPD78064
100-pin	μPD78064 / μPD78064Y	Subseries for driving LCDs. On-chip UART

IEBus™ supported

80-pin	μPD78098B	EMI noise reduced version of the μPD78098
80-pin	μPD78098	The IEBus controller was added to the μPD78054

Meter control

80-pin	μPD780973	On-chip controller/driver for driving automobile meters

Note Under planning

Major differences among those subseries are indicated below.

Function / Subseries		ROM Capacity	Timer				8-bit A/D	10-bit A/D	8-bit D/A	Serial Interface	I/O	V$_{DD}$ MIN. value	External extension
			8-bit	16-bit	Watch	WDT							
Control	µPD78075B	32 K to 40 K	4 ch	1 ch	1 ch	1 ch	8 ch	—	2 ch	3 ch (UART: 1 ch)	88	1.8 V	√
	µPD78078	48 K to 60 K											
	µPD78070A	—									61	2.7 V	
	µPD780058	24 K to 60 K	2 ch							3 ch (time-division UART: 1 ch)	68	1.8 V	
	µPD78058F	48 K to 60 K								3 ch (UART: 1 ch)	69	2.7 V	
	µPD78054	16 K to 60 K										2.0 V	
	µPD780034	8 K to 32 K					—	8 ch	—	3 ch (UART: 1 ch, time-division 3-wire: 1 ch)	51	1.8 V	
	µPD780024						8 ch	—					
	µPD78014H									2 ch	53		
	µPD78018F	8 K to 60 K											
	µPD78014	8 K to 32 K										2.7 V	
	µPD780001	8 K		—	—					1 ch	39		—
	µPD78002	8 K to 16 K		1 ch			—				53		√
	µPD78083			—			8 ch			1 ch (UART: 1 ch)	33	1.8 V	—
Inverter control	µPD780988	32 K to 60 K	3 ch	Note 1	—	1 ch	—	8 ch	—	3 ch (UART: 2 ch)	47	4.0 V	√
	µPD780964	8 K to 32 K		Note 2						2 ch (UART: 2 ch)		2.7 V	
	µPD780924						8 ch	—					
FIP drive	µPD780208	32 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	—	—	2 ch	74	2.7 V	—
	µPD780228	40 K to 60 K	3 ch	—	—					1 ch	72	4.5 V	
	µPD78044H	32 K to 48 K	2 ch	1 ch	1 ch						68	2.7 V	
	µPD78044F	16 K to 40 K								2 ch			
LCD drive	µPD780308	48 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	—	—	3 ch (time-division UART: 1 ch)	57	2.0 V	—
	µPD78064B	32 K								2 ch (UART: 1 ch)			
	µPD78064	16 K to 32 K											
IEB$_{US}$ support	µPD78098B	40 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	—	2 ch	3 ch (UART: 1 ch)	69	2.7 V	√
	µPD78098	32 K to 60 K											
Meter control	µPD780973	24 K to 32 K	3 ch	1 ch	1 ch	1 ch	5 ch	—	—	2 ch (UART: 1 ch)	56	4.5 V	—

Notes 1. 16-bit timer: 2 channels

10-bit timer: 1 channel

2. 10-bit timer: 1 channel

1.7 Block Diagram

Remarks 1. The internal ROM and RAM capacities depend on the product.

2. Pin connection in parentheses is intended for the μPD78F0034.

43

1.8 Outline of Function

Part Number Item		μPD780021 μPD780031	μPD780022 μPD780032	μPD780023 μPD780033	μPD780024 μPD780034	μPD78F0034
Internal memory	ROM	8 Kbytes (Mask ROM)	16 Kbytes (Mask ROM)	24 Kbytes (Mask ROM)	32 Kbytes (Mask ROM)	32 Kbytes **Note** (Flash memory)
	High-speed RAM	512 bytes		1024 bytes		1024 bytes **Note**
Memory space		64 Kbytes				
General register		8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)				
Minimum instruction execution time		Minimum instruction execution time changeable function				
	When main system clock selected	0.24 μs/0.48 μs/0.95 μs/1.91 μs/3.81 μs (@ 8.38-MHz operation)				
	When subsystem clock selected	122 μs (@ 32.768-kHz operation)				
Instruction set		• 16-bit operation • Multiply/divide (8 bits $\times$ 8 bits, 16 bits $\div$ 8 bits) • Bit manipulate (set, reset, test, and Boolean operation) • BCD adjust, etc.				
I/O port		Total : 51 • CMOS input : 8 • CMOS I/O : 39 • N-ch open-drain I/O 5-V breakdown : 4				
A/D converter		• 8-bit resolution $\times$ 8 channels (μPD780021, 780022, 780023, 780024) • 10-bit resolution $\times$ 8 channels (μPD780031, 780032, 780033, 780034, 78F0034) • Low-voltage operation: AV$_{DD}$ = 2.7 to 5.5 V				
Serial interface		• 3-wire serial I/O mode : 2 channels • UART mode : 1 channel				
Timer		• 16-bit timer/event counter : 1 channel • 8-bit timer/event counter : 2 channels • Watch timer : 1 channel • Watchdog timer : 1 channel				
Timer output		Three outputs: (8-bit PWM output enable: 2)				
Clock output		• 65.5 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.10 MHz, 4.19 MHz, 8.38 MHz (8.38 MHz with main system clock) • 32.768 kHz (32.768 kHz with subsystem clock)				
Buzzer output		1.02 kHz, 2.05 kHz, 4.10 kHz, 8.19 kHz (8.38 MHz with main system clock)				
Vectored interrupt	Maskable	Internal: 13, External: 5				
	Non-maskable	Internal: 1				
	Software	1				
Power supply voltage		V$_{DD}$ = 1.8 to 5.5 V				V$_{DD}$ = 2.7 to 5.5 V
Operating ambient temperature		T$_A$ = −40 to +85°C				
Package		• 64-pin plastic shrink DIP (750 mils) • 64-pin plastic QFP (14 $\times$ 14 mm) • 64-pin plastic LQFP (12 $\times$ 12 mm)				

Note The capacities of internal flash memory and internal high-speed RAM can be changed by means of the memory size switching register (IMS).

1.9 Difference between Standard Grade and Special Grade

Standard Grade : μPD780021, 780022, 780023, 780024
                       μPD780031, 780032, 780033, 780034, 78F0034

Special Grade : μPD780021(A), 780022(A), 780023(A), 780024(A)
                       μPD780031(A), 780032(A), 780033(A), 780034(A)

The standard and the special grade differ only in the quality level.

1.10 Mask Options

The mask ROM versions (μPD780021, 780022, 780023, 780024, 780031, 780032, 780033, and 780034) provide pull-up resistor mask options which allow users to specify whether to connect a pull-up resistor to a specific port pin when the user places an order for device production. Using the mask option when pull-up resistors are required reduces the number of components to add to the device, resulting in board space saving.

The mask options provided in the μPD780024 and 780034 Subseries are shown in Table 1-1.

Table 1-1. Mask Options of Mask ROM Versions

Pin names	Mask option
P30 to P33	Pull-up resistor connection can be specified in 1-bit units.

[MEMO]

CHAPTER 2 OUTLINE (μPD780024Y, 780034Y SUBSERIES)

2.1 Features

- Internal Memory

Type Part Number	Program Memory (ROM)	Data Memory (High-Speed RAM)
μPD780021Y, 780031Y	8 Kbytes	512 bytes
μPD780022Y, 780032Y	16 Kbytes	
μPD780023Y, 780033Y	24 Kbytes	1024 bytes
μPD780024Y, 780034Y	32 Kbytes	
μPD78F0034Y	32 Kbytes **Note**	1024 bytes **Note**

> **Note** The capacities of internal flash memory and internal high-speed RAM can be changed by means of the memory size switching register.

- External Memory Expansion Space: 64 Kbytes
- Minimum instruction execution time changeable from high speed (0.24 μs: @ 8.38-MHz operation with main system clock) to ultra-low speed (122 μs: @ 32.768-kHz operation with subsystem clock)
- Instruction set suited to system control
  - Bit manipulation possible in all address spaces
  - Multiply and divide instructions
- Fifty-one I/O ports: (Four N-ch open-drain ports)
- 8-bit resolution A/D converter : 8 channels (μPD780024Y Subseries only)
- 10-bit resolution A/D converter : 8 channels (μPD780034Y Subseries only)
- Serial interface : 3 channels
  - I^{2}C mode : 1 channel
  - 3-wire serial mode : 1 channel
  - UART mode : 1 channel
- Timer: Five channels
  - 16-bit timer/event counter : 1 channel
  - 8-bit timer/event counter : 2 channels
  - Watch timer : 1 channel
  - Watchdog timer : 1 channel
- Vectored interrupts: 20
- Two types of on-chip clock oscillators (main system clock and subsystem clock)
- ★ Power supply voltage: V_{DD} = 1.8 to 5.5 V (other than μPD78F0034Y)
  V_{DD} = 2.7 to 5.5 V (μPD78F0034Y only)

2.2 Applications

µPD780021Y, 780022Y, 780023Y, 780024Y
µPD780031Y, 780032Y, 780033Y, 780034Y, 78F0034Y

AV equipment, pagers, car audios, car electric equipment, office automation equipment, household electric appliances, etc.

µPD780021Y(A), 780022Y(A), 780023Y(A), 780024Y(A)
µPD780031Y(A), 780032Y(A), 780033Y(A), 780034Y(A)

Controllers of vending machines, gas detection breakers, safety devices, etc.

2.3 Ordering Information

(1) μPD780024Y Subseries

Part Number	Package	Internal ROM
μPD780021YCW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780021YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780021YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780022YCW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780022YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780022YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780023YCW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780023YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780023YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780024YCW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780024YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780024YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780021YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780021YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780021YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780022YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780022YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780022YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780023YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780023YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780023YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780024YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780024YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780024YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM

Remark ××× indicates ROM code suffix.

(2) μPD780034Y Subseries

Part Number	Package	Internal ROM
μPD780031YCW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780031YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780031YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780032YCW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780032YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780032YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780033YCW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780033YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780033YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780034YCW-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780034YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780034YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780031YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780031YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780031YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780032YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780032YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780032YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780033YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780033YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780033YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD780034YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Mask ROM
μPD780034YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Mask ROM
μPD780034YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Mask ROM
μPD78F0034YCW	64-pin plastic shrink DIP (750 mils)	Flash memory
μPD78F0034YGC-AB8	64-pin plastic QFP (14 × 14 mm)	Flash memory
μPD78F0034YGK-8A8	64-pin plastic LQFP (12 × 12 mm)	Flash memory

Remark ××× indicates ROM code suffix.

2.4 Quality Grade

(1) μPD780024Y Subseries

Part Number	Package	Quality Grades
μPD780021YCW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780021YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780021YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780022YCW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780022YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780022YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780023YCW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780023YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780023YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780024YCW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780024YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780024YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780021YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780021YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780021YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special
μPD780022YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780022YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780022YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special
μPD780023YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780023YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780023YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special
μPD780024YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780024YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780024YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special

Remark ××× indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document number C11531E) published by NEC Corporation to know the specification of quality grades on the devices and its recommended applications.

(2) μPD780034Y Subseries

Part Number	Package	Quality Grades
μPD780031YCW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780031YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780031YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780032YCW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780032YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780032YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780033YCW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780033YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780033YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780034YCW-×××	64-pin plastic shrink DIP (750 mils)	Standard
μPD780034YGC-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD780034YGK-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD780031YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780031YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780031YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special
μPD780032YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780032YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780032YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special
μPD780033YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780033YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780033YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special
μPD780034YCW(A)-×××	64-pin plastic shrink DIP (750 mils)	Special
μPD780034YGC(A)-×××-AB8	64-pin plastic QFP (14 × 14 mm)	Special
μPD780034YGK(A)-×××-8A8	64-pin plastic LQFP (12 × 12 mm)	Special
μPD78F0034YCW	64-pin plastic shrink DIP (750 mils)	Standard
μPD78F0034YGC-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD78F0034YGK-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard

Remark ××× indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document number C11531E) published by NEC Corporation to know the specification of quality grades on the devices and its recommended applications.

2.5 Pin Configuration (Top View)

- **64-pin plastic shrink DIP (750 mils)**

μPD780021YCW-×××, 780022YCW-×××, 780023YCW-×××, 780024YCW-×××
μPD780021YCW(A)-×××, 780022YCW(A)-×××, 780023YCW(A)-×××, 780024YCW(A)-×××
μPD780031YCW-×××, 780032YCW-×××, 780033YCW-×××, 780034YCW-×××
μPD780031YCW(A)-×××, 780032YCW(A)-×××, 780033YCW(A)-×××, 780034YCW(A)-×××
μPD78F0034YCW

Pin			Pin		
P40/AD0	1		64		P67/ASTB
P41/AD1	2		63		P66/$\overline{\text{WAIT}}$
P42/AD2	3		62		P65/$\overline{\text{WR}}$
P43/AD3	4		61		P64/$\overline{\text{RD}}$
P44/AD4	5		60		P75/BUZ
P45/AD5	6		59		P74/PCL
P46/AD6	7		58		P73/TI51/TO51
P47/AD7	8		57		P72/TI50/TO50
P50/A8	9		56		P71/TI01
P51/A9	10		55		P70/TI00/TO0
P52/A10	11		54		P03/INTP3/ADTRG
P53/A11	12		53		P02/INTP2
P54/A12	13		52		P01/INTP1
P55/A13	14		51		P00/INTP0
P56/A14	15		50		V_{SS1}
P57/A15	16		49		X1
V_{SS0}	17		48		X2
V_{DD0}	18		47		IC (V_{PP})
P30	19		46		XT1
P31	20		45		XT2
P32/SDA0	21		44		$\overline{\text{RESET}}$
P33/SCL0	22		43		AV_{DD}
P34	23		42		AV_{REF}
P35	24		41		P10/ANI0
P36	25		40		P11/ANI1
P20/SI30	26		39		P12/ANI2
P21/SO30	27		38		P13/ANI3
P22/$\overline{\text{SCK30}}$	28		37		P14/ANI4
P23/RxD0	29		36		P15/ANI5
P24/TxD0	30		35		P16/ANI6
P25/ASCK0	31		34		P17/ANI7
V_{DD1}	32		33		AV_{SS}

Cautions 1. Connect IC directly (Internally Connected) pin to V_{SS0} or V_{SS1}.
2. Connect AV_{SS} pin to V_{SS0}.

Remarks 1. When these devices are used in applications that require the reduction of noise generated from an on-chip microcontroller, the implementation of noise measures is recommended, such as supplying V_{DD0} and V_{DD1} independently, connecting V_{SS0} and V_{SS1} independently to ground lines, and so on.
2. Pin connection in parentheses is intended for the μPD78F0034.

- **64-pin plastic QFP (14 $\times$ 14 mm)**

  μPD780021YGC-$\times\times\times$-AB8, 780022YGC-$\times\times\times$-AB8, 780023YGC-$\times\times\times$-AB8, 780024YGC-$\times\times\times$-AB8
  μPD780021YGC(A)-$\times\times\times$-AB8, 780022YGC(A)-$\times\times\times$-AB8, 780023YGC(A)-$\times\times\times$-AB8, 780024YGC(A)-$\times\times\times$-AB8
  μPD780031YGC-$\times\times\times$-AB8, 780032YGC-$\times\times\times$-AB8, 780033YGC-$\times\times\times$-AB8, 780034YGC-$\times\times\times$-AB8
  μPD780031YGC(A)-$\times\times\times$-AB8, 780032YGC(A)-$\times\times\times$-AB8, 780033YGC(A)-$\times\times\times$-AB8, 780034YGC(A)-$\times\times\times$-AB8
  μPD78F0034YGC-AB8

- **64-pin plastic LQFP (12 $\times$ 12 mm)**

  μPD780021YGK-$\times\times\times$-8A8, 780022YGK-$\times\times\times$-8A8, 780023YGK-$\times\times\times$-8A8, 780024YGK-$\times\times\times$-8A8
  μPD780021YGK(A)-$\times\times\times$-8A8, 780022YGK(A)-$\times\times\times$-8A8, 780023YGK(A)-$\times\times\times$-8A8, 780024YGK(A)-$\times\times\times$-8A8
  μPD780031YGK-$\times\times\times$-8A8, 780032YGK-$\times\times\times$-8A8, 780033YGK-$\times\times\times$-8A8, 780034YGK-$\times\times\times$-8A8
  μPD780031YGK(A)-$\times\times\times$-8A8, 780032YGK(A)-$\times\times\times$-8A8, 780033YGK(A)-$\times\times\times$-8A8, 780034YGK(A)-$\times\times\times$-8A8
  μPD78F0034YGK-8A8

Cautions 1. Connect IC directly (Internally Connected) pin to V$_{SS0}$ or V$_{SS1}$.

2. Connect AV$_{SS}$ pin to V$_{SS0}$.

Remarks 1. When these devices are used in applications that require the reduction of noise generated from an on-chip microcontroller, the implementation of noise measures is recommended, such as supplying V$_{DD0}$ and V$_{DD1}$ independently, connecting V$_{SS0}$ and V$_{SS1}$ independently to ground lines, and so on.

2. Pin connection in parentheses is intended for the μPD78F0034.

A8 to A15	:	Address Bus		PCL	:	Programmable Clock
AD0 to AD7	:	Address/Data Bus		$\overline{\text{RD}}$	:	Read Strobe
ADTRG	:	AD Trigger Input		$\overline{\text{RESET}}$	:	Reset
ANI0 to ANI7	:	Analog Input		RxD0	:	Receive Data
ASCK0	:	Asynchronous Serial Clock		$\overline{\text{SCK30}}$	:	Serial Clock
ASTB	:	Address Strobe		SCL0	:	Serial Clock
AV_{DD}	:	Analog Power Supply		SDA0	:	Serial Data
AV_{REF}	:	Analog Reference Voltage		SI30	:	Serial Input
AV_{SS}	:	Analog Ground		SO30	:	Serial Output
BUZ	:	Buzzer Clock		TI00, TI01, TI50, TI51	:	Timer Input
IC	:	Internally Connected		TO0, TO50, TO51	:	Timer Output
INTP0 to INTP3	:	Interrupt from Peripherals		TxD0	:	Transmit Data
P00 to P03	:	Port 0		V_{DD0}, V_{DD1}	:	Power Supply
P10 to P17	:	Port 1		V_{PP}	:	Programming Power Supply
P20 to P25	:	Port 2		V_{SS0}, V_{SS1}	:	Ground
P30 to P36	:	Port 3		$\overline{\text{WAIT}}$	:	Wait
P40 to P47	:	Port 4		$\overline{\text{WR}}$	:	Write Strobe
P50 to P57	:	Port 5		X1, X2	:	Crystal (Main System Clock)
P64 to P67	:	Port 6		XT1, XT2	:	Crystal (Subsystem Clock)
P70 to P75	:	Port 7				

2.6 78K/0 Series Expansion

78K/0 Series expansion is shown below. The names in frames are subseries.

Products in mass production

Products under development

Y subseries products are compatible with I²C bus.

Control

100-pin	μPD78075B		EMI noise reduced version of the μPD78078
100-pin	μPD78078	μPD78078Y	A timer was added to the μPD78054 and the external interface function was enhanced
100-pin	μPD78070A	μPD78070AY	ROM-less versions of the μPD78078
100-pin		μPD780018AY	Serial I/O of the μPD78078Y was enhanced and only selected functions are provided
80-pin	μPD780058	μPD780058Y**Note**	Serial I/O of the μPD78054 was enhanced. EMI noise reduced version
80-pin	μPD78058F	μPD78058FY	EMI noise reduced version of the μPD78054
80-pin	μPD78054	μPD78054Y	UART and D/A converter were added to the μPD78014 and I/O was enhanced
64-pin	μPD780034	μPD780034Y	An A/D converter of the μPD780024 was enhanced
64-pin	μPD780024	μPD780024Y	Serial I/O of the μPD78018F was enhanced.
64-pin	μPD78014H		EMI noise reduced version of the μPD78018F
64-pin	μPD78018F	μPD78018FY	Low-voltage (1.8 V) operation versions of the μPD78014 with choice of several ROM and RAM capacities
64-pin	μPD78014	μPD78014Y	An A/D converter and 16-bit timer were added to the μPD78002
64-pin	μPD780001		An A/D converter was added to the μPD78002
64-pin	μPD78002	μPD78002Y	Basic subseries for control
42-/44-pin	μPD78083		On-chip UART, capable of operation at a low voltage (1.8 V)

Inverter control

64-pin	μPD780988	The inverter control, timer, and SIO of the μPD780964 were enhanced. ROM size and RAM size were expanded
64-pin	μPD780964	An A/D converter of the μPD780924 was enhanced
64-pin	μPD780924	On-chip inverter control circuit and UART. EMI noise reduced version

78K/0 Series

FIP™ drive

100-pin	μPD780208	The I/O and FIP C/D of the μPD78044F were enhanced. Display output total: 53
100-pin	μPD780228	The I/O and FIP C/D of the μPD78044H were enhanced. Display output total: 48
80-pin	μPD78044H	N-ch open-drain I/O was added to the μPD78044F. Display output total: 34
80-pin	μPD78044F	Basic subseries for driving FIP. Display output total: 34

LCD drive

100-pin	μPD780308	μPD780308Y	SIO of the μPD78064 was enhanced. ROM size and RAM size were expanded
100-pin	μPD78064B		EMI noise reduced version of the μPD78064
100-pin	μPD78064	μPD78064Y	Subseries for driving LCDs. On-chip UART

IEBus™ supported

80-pin	μPD78098B	EMI noise reduced version of the μPD78098
80-pin	μPD78098	The IEBus controller was added to the μPD78054

Meter control

80-pin	μPD780973	On-chip controller/driver for driving automobile meters

Note Under planning

57

The major differences among Y subseries are indicated below.

Subseries	Function	ROM Capacity	Serial Interface Configuration	I/O	V_{DD} MIN. value
Control	μPD78078Y	48 K to 60 K	3-wire/2-wire/I^{2}C : 1 ch 3-wire with auto-transmit/receive : 1 ch 3-wire/UART : 1 ch	88	1.8 V
	μPD78070AY	—		61	2.7 V
	μPD780018AY	48 K to 60 K	3-wire with auto-transmit/receive : 1 ch Time-division 3-wire : 1 ch I^{2}C bus (multimaster supported) : 1 ch	88	
	μPD780058Y	24 K to 60 K	3-wire/2-wire/I^{2}C : 1 ch 3-wire with auto-transmit/receive : 1 ch 3-wire/time-division UART : 1 ch	68	1.8 V
	μPD78058FY	48 K to 60 K	3-wire/2-wire/I^{2}C : 1 ch 3-wire with auto-transmit/receive : 1 ch 3-wire/UART : 1 ch	69	2.7 V
	μPD78054Y	16 K to 60 K			2.0 V
	μPD780034Y	8 K to 32 K	UART : 1 ch 3-wire : 1 ch I^{2}C bus (multimaster supported) : 1 ch	51	1.8 V
	μPD780024Y				
	μPD78018FY	8 K to 60 K	3-wire/2-wire/I^{2}C : 1 ch 3-wire with auto-transmit/receive : 1 ch	53	2.7 V
	μPD78014Y	8 K to 32 K	3-wire/2-wire/SBI/I^{2}C : 1 ch 3-wire with auto-transmit/receive : 1 ch		
	μPD78002Y	8 K to 16 K	3-wire/2-wire/SBI/I^{2}C : 1 ch		
LCD Drive	μPD780308Y	48 K to 60 K	3-wire/2-wire/I^{2}C : 1 ch 3-wire/time-division UART : 1 ch 3-wire : 1 ch	57	2.0 V
	μPD78064Y	16 K to 32 K	3-wire/2-wire/I^{2}C : 1 ch 3-wire/UART : 1 ch		

Remark Functions other than serial interface are the same as subseries without Y.

2.7 Block Diagram

Remarks 1. The internal ROM and RAM capacities depend on the product.

      2. Pin connection in parentheses is intended for the μPD78F0034Y.

2.8 Outline of Function

Part Number / Item		μPD780021Y μPD780031Y	μPD780022Y μPD780032Y	μPD780023Y μPD780033Y	μPD780024Y μPD780034Y	μPD78F0034Y
Internal memory	ROM	8 Kbytes (Mask ROM)	16 Kbytes (Mask ROM)	24 Kbytes (Mask ROM)	32 Kbytes (Mask ROM)	32 Kbytes**Note** (Flash memory)
	High-speed RAM	512 bytes		1024 bytes		1024 bytes**Note**
Memory space		64 Kbytes				
General register		8 bits $\times$ 32 registers (8 bits $\times$ 8 registers $\times$ 4 banks)				
Minimum instruction execution time		Minimum instruction execution time changeable function				
	When main system clock selected	0.24 μs/0.48 μs/0.95 μs/1.91 μs/3.81 μs (@ 8.38-MHz operation)				
	When subsystem clock selected	122 μs (@ 32.768-kHz operation)				
Instruction set		• 16-bit operation • Multiply/divide (8 bits $\times$ 8 bits, 16 bits $\div$ 8 bits) • Bit manipulate (set, reset, test, and Boolean operation) • BCD adjust, etc.				
I/O port		Total : 51 • CMOS input : 8 • CMOS I/O : 39 • N-ch open-drain I/O 5-V breakdown : 4				
A/D converter		• 8-bit resolution $\times$ 8 channels (μPD780021Y, 780022Y, 780023Y, 780024Y) • 10-bit resolution $\times$ 8 channels (μPD780031Y, 780032Y, 780033Y, 780034Y, 78F0034Y) • Low-voltage operation: AV_{DD} = 2.7 to 5.5 V				
Serial interface		• 3-wire serial I/O mode : 1 channel • UART mode : 1 channel • I²C bus mode : 1 channel				
Timer		• 16-bit timer/event counter : 1 channel • 8-bit timer/event counter : 2 channels • Watch timer : 1 channel • Watchdog timer : 1 channel				
Timer output		Three outputs: (8-bit PWM output enable: 2)				
Clock output		• 65.5 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.10 MHz, 4.19 MHz, 8.38 MHz (8.38 MHz with main system clock) • 32.768 kHz (32.768 kHz with subsystem clock)				
Buzzer output		1.02 kHz, 2.05 kHz, 4.10 kHz, 8.19 kHz (8.38 MHz with main system clock)				
Vectored interrupt	Maskable interrupt	Internal: 13, External: 5				
	Non-maskable interrupt	Internal: 1				
	Software interrupt	1				
Power supply voltage		V_{DD} = 1.8 to 5.5 V				V_{DD} = 2.7 to 5.5 V
Operating ambient temperature		T_A = -40 to $+85°C$				
Package		• 64-pin plastic shrink DIP (750 mils) • 64-pin plastic QFP (14 $\times$ 14 mm) • 64-pin plastic LQFP (12 $\times$ 12 mm)				

Note The capacities of internal flash memory and internal high-speed RAM can be changed by means of the memory size switching register (IMS).

2.9 Difference between Standard Grade and Special Grade

Standard Grade : μPD780021Y, 780022Y, 780023Y, 780024Y
μPD780031Y, 780032Y, 780033Y, 780034Y, 78F0034Y

Special Grade : μPD780021Y(A), 780022Y(A), 780023Y(A), 780024Y(A)
μPD780031Y(A), 780032Y(A), 780033Y(A), 780034Y(A)

The standard and the special grade differ only in the quality level.

2.10 Mask Options

The mask ROM versions (μPD780021Y, 780022Y, 780023Y, 780024Y, 780031Y, 780032Y, 780033Y, 780034Y) provide pull-up resistor mask options which allow users to specify whether to connect a pull-up resistor to a specific port pin when the user places an order for device production. Using this mask option when pull-up resistors are required reduces the number of components to add to the device, resulting in board space saving.

The mask options provided in the μPD780024Y, 780034Y Subseries are shown in Table 2-1.

Table 2-1. Mask Options of Mask ROM Versions

Pin names	Mask option
P30, P31	Pull-up resistor connection can be specified in 1-bit units.

[MEMO]

CHAPTER 3 PIN FUNCTION (μPD780024, 780034 SUBSERIES)

3.1 Pin Function List

(1) Port Pins (1/2)

Pin Name	Input/Output	Function		After Reset	Alternate Function
P00	Input/Output	Port 0 4-bit input/output port Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		Input	INTP0
P01					INTP1
P02					INTP2
P03					INTP3/ADTRG
P10 to P17	Input	Port 1 8-bit input only port.		Input	ANI0 to ANI7
P20	Input/Output	Port 2 6-bit input/output port Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		Input	SI30
P21					SO30
P22					$\overline{\text{SCK30}}$
P23					RxD0
P24					TxD0
P25					ASCK0
P30	Input/Output	Port 3 7-bit input/output port Input/output mode can be specified bit-wise.	N-ch open-drain input/output port On-chip pull-up resistor can be specified by mask option. (Mask ROM version only) LEDs can be driven directly.	Input	—
P31					
P32					
P33					
P34			If used as an input port, an on-chip pull-up resistor can be used by software.		SI31
P35					SO31
P36					$\overline{\text{SCK31}}$
P40 to P47	Input/Output	Port 4 8-bit input/output port Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software. Interrupt request flag (KRIF) is set to 1 by falling edge detection.		Input	AD0 to AD7
P50 to P57	Input/Output	Port 5 8-bit input/output port LEDs can be driven directly. Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		Input	A8 to A15
P64	Input/Output	Port 6 4-bit input/output port Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		Input	$\overline{\text{RD}}$
P65					$\overline{\text{WR}}$
P66					$\overline{\text{WAIT}}$
P67					ASTB

(1) Port Pins (2/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
P70	Input/Output	Port 7 6-bit input/output port Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.	Input	TI00/TO0
P71				TI01
P72				TI50/TO50
P73				TI51/TO51
P74				PCL
P75				BUZ

(2) Non-port Pins (1/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input with specifiable valid edges (rising edge, falling edge, both rising and falling edges)	Input	P00
INTP1				P01
INTP2				P02
INTP3				P03/ADTRG
SI30	Input	Serial interface serial data input	Input	P20
SI31				P34
SO30	Output	Serial interface serial data output	Input	P21
SO31				P35
$\overline{\text{SCK30}}$	Input/Output	Serial interface serial clock input/output	Input	P22
$\overline{\text{SCK31}}$				P36
RxD0	Input	Asynchronous serial interface serial data input	Input	P23
TxD0	Output	Asynchronous serial interface serial data output	Input	P24
ASCK0	Input	Asynchronous serial interface serial clock input	Input	P25
TI00	Input	External count clock input to 16-bit timer (TM0) Capture trigger input to TM0 capture register (CR01)	Input	P70/TO0
TI01		Capture trigger input to TM0 capture register (CR00)		P71
TI50		External count clock input to 8-bit timer (TM50)		P72/TO50
TI51		External count clock input to 8-bit timer (TM51)		P73/TO51
TO0	Output	16-bit timer TM0 output	Input	P70/TI00
TO50		8-bit timer (TM50) output (also used for 8-bit PWM output)	Input	P72/TI50
TO51		8-bit timer (TM51) output (also used for 8-bit PWM output)		P73/TI51
PCL	Output	Clock output (for main system clock and subsystem clock trimming)	Input	P74
BUZ	Output	Buzzer output	Input	P75
AD0 to AD7	Input/Output	Lower-order address/data bus when expanding external memory	Input	P40 to P47
A8 to A15	Output	High-order address bus when expanding external memory	Input	P50 to P57
$\overline{\text{RD}}$	Output	Strobe signal output for read operation from external memory	Input	P64
$\overline{\text{WR}}$		Strobe signal output for write operation from external memory		P65

(2) Non-port Pins (2/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
$\overline{\text{WAIT}}$	Input	Wait insertion when accessing external memory	Input	P66
ASTB	Output	Strobe output externally latching address information output to ports 4, 5 to access external memory	Input	P67
ANI0 to ANI7	Input	A/D converter analog input	Input	P10 to P17
ADTRG	Input	A/D converter trigger signal input	Input	P03/INTP3
AV_{REF}	Input	A/D converter reference voltage input	—	—
AV_{DD}	—	A/D converter analog power supply. Connect to V_{DD0} or V_{DD1}	—	—
AV_{SS}	—	A/D converter ground potential. Connect to V_{SS0} or V_{SS1}	—	—
$\overline{\text{RESET}}$	Input	System reset input	—	—
X1	Input	Crystal connection for main system clock oscillation	—	—
X2	—		—	—
XT1	Input	Crystal connection for subsystem clock oscillation	—	—
XT2	—		—	—
V_{DD0}	—	Positive power supply	—	—
V_{SS0}	—	Ground potential	—	—
V_{DD1}	—	Positive power supply other than port	—	—
V_{SS1}	—	Ground potential other than port	—	—
IC	—	Internally connected. Connect directly to V_{SS0} or V_{SS1}	—	—
V_{PP}	—	High-voltage application for program write/verify Connect directly to V_{SS0} or V_{SS1} in normal operating mode.	—	—

3.2 Description of Pin Functions

3.2.1 P00 to P03 (Port 0)

These are 4-bit input/output ports. Besides serving as input/output ports, they function as an external interrupt input, and A/D converter external trigger input.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 4-bits input/output ports.

P00 to P03 can be specified for input or output ports bit-wise with a port mode register 0 (PM0). When they are used as input ports, on-chip pull-up resistors can be used for them by defining the pull-up resistor option register 0 (PU0).

(2) Control mode

In this mode, these ports function as an external interrupt request input, and A/D converter external trigger input.

(a) INTP0 to INTP3

INTP0 to INTP3 are external interrupt request input pins which can specify valid edges (rising edge, falling edge, and both rising and falling edges).

(b) ADTRG

A/D converter external trigger input.

Caution   When P03 is used as an A/D converter external trigger input, specify the valid edge by bits 1, 2 (EGA00, EGA01) of A/D converter mode register (ADM0) and set interrupt mask flag (PMK3) to 1.

3.2.2 P10 to P17 (Port 1)

These are 8-bit input only ports. Besides serving as input ports, they function as an A/D converter analog input.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 8-bit input only ports.

(2) Control mode

These ports function as A/D converter analog input pins (ANI0 to ANI7).

3.2.3 P20 to P25 (Port 2)

These are 6-bit input/output ports. Besides serving as input/output ports, they function as data input/output to/from the serial interface and clock input/output.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 6-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 2 (PM2). When they are used as input ports, on-chip pull-up resistors can be used for them by setting pull-up resistor option register 2 (PU2).

(2) Control mode

These ports function as serial interface data input/output and clock input/output functions.

(a) SI30 and SO30

Serial interface serial data input/output pins.

(b) $\overline{\text{SCK30}}$

Serial interface serial clock input/output pin.

(c) R$_X$D0, T$_X$D0

Asynchronous serial interface serial data input/output pins.

(d) ASCK0

Asynchronous serial interface serial clock input pin.

3.2.4 P30 to P36 (Port 3)

These are 7-bit input/output ports. Beside serving as input/output ports, they function as serial interface data input/output and clock input/output.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 7-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 3 (PM3). P30 to P33 are N-ch open drain input/output port. On-chip pull-up resistor can be used by mask option. (Mask ROM version only) When P34 to P36 are used as input ports, on-chip pull-up resistors can be used by defining the pull-up resistor option register 3 (PU3).

(2) Control mode

These ports function as serial interface data input/output and clock input/output.

(a) SI31 and SO31

Serial interface serial data input/output pins.

(b) $\overline{\text{SCK31}}$

Serial interface serial clock input/output pin.

3.2.5 P40 to P47 (Port 4)

These are 8-bit input/output ports. Besides serving as input/output ports, they function as an address/data bus.

The interrupt request flag (KRIF) can be set to 1 by detecting a falling edge.

The following operating mode can be specified bit-wise.

(1) Port mode

These ports function as 8-bit input/output ports. They can be specified in 1-bit units for input or output ports by using port mode register 4 (PM4). When they are used as input ports, on-chip pull-up resistors can be used by setting pull-up resistor option register 4 (PU4).

(2) Control mode

These ports function as low-order address/data bus pins (AD0 to AD7) in external memory expansion mode. When pins are used as an address/data bus, the pull-up resistor is automatically disabled.

3.2.6 P50 to P57 (Port 5)

These are 8-bit input/output ports. Besides serving as input/output ports, they function as an address bus.

Port 5 can drive LEDs directly.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 8-bit input/output ports. They can be specified bit-wise as input/output ports with port mode register 5 (PM5). When they are used as input ports, on-chip pull-up resistors can be used by setting pull-up resistor option register 5 (PU5).

(2) Control mode

These ports function as high-order address bus pins (A8 to A15) in external memory expansion mode. When pins are used as an address bus, the pull-up resistor is automatically disabled.

3.2.7 P64 to P67 (Port 6)

These are 4-bit input/output ports. Besides serving as input/output ports, they are used for control in external memory expansion mode.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 4-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 6 (PM6).

When they are used as input ports, on-chip pull-up resistors can be used by setting pull-up resistor option register 6 (PU6).

(2) Control mode

These ports function as control signal output pins ($\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{WAIT}}$, ASTB) in external memory expansion mode. When a pin is used as a control signal output, the pull-up resistor is automatically disabled.

Caution **When external wait is not used in external memory expansion mode, P66 can be used as an input/output port.**

3.2.8 P70 to P75 (Port 7)

These are 6-bit input/output ports. Besides serving as input/output ports, they function as a timer input/output, clock output, and buzzer output.

The following operating modes can be specified bit-wise.

(1) Port mode

Port 7 functions as a 6-bit input/output port. Bit-wise specification as an input port or output port is possible by means of port mode register 7 (PM7). When used as input ports, on-chip pull-up resistors can be used by defining the pull-up resistor option register 7 (PU7). P70 and P71 are also 16-bit timer/event counter capture trigger signal input pins with a valid edge input.

(2) Control mode

Port 7 functions as timer input/output, clock output and buzzer output.

(a) TI00

External count clock input pin to 16-bit timer/event counter and capture trigger signal input pin to 16-bit timer/event counter capture register (CR01).

(b) TI01

Capture trigger signal input pin to 16-bit timer/event counter capture register (CR00).

(c) TI50 and TI51

8-bit timer/event counter external count clock input pins.

(d) TO0, TO50, and TO51

Timer output pins.

(e) PCL

Clock output pin.

(f) BUZ

Buzzer output pin.

3.2.9 AV$_{REF}$

This is an A/D converter reference voltage input pin.

When no A/D converter is used, connect this pin to V$_{SS0}$.

3.2.10 AV$_{DD}$

This is an analog power supply pin of A/D converter. Always use the same voltage as that of the V$_{DD0}$ pin even when no A/D converter is used.

3.2.11 AV$_{SS}$

This is a ground voltage pin of A/D converter. Always use the same voltage as that of the V$_{SS0}$ pin even when no A/D converter is used.

3.2.12 $\overline{\text{RESET}}$

This is a low-level active system reset input pin.

3.2.13 X1 and X2

Crystal resonator connect pins for main system clock oscillation. For external clock supply, input clock signal to X1 and its inverted signal to X2.

3.2.14 XT1 and XT2

Crystal resonator connect pins for subsystem clock oscillation.

For external clock supply, input the clock signal to XT1 and its inverted signal to XT2.

3.2.15 V_{DD0} and V_{DD1}

V_{DD0} is a positive power supply port pin.

V_{DD1} is a positive power supply pin other than port pin.

3.2.16 V_{SS0} and V_{SS1}

V_{SS0} is a ground potential port pin.

V_{SS1} is a ground potential pin other than port pin.

3.2.17 V_{PP} (flash memory versions only)

High-voltage apply pin for flash memory programming mode setting and program write/verify. Connect directly to V_{SS0} or V_{SS1} in the normal operating mode.

3.2.18 IC (mask ROM version only)

The IC (Internally Connected) pin is provided to set the test mode to check the μPD780024, 780034 Subseries at delivery. Connect it directly to the V_{SS0} or V_{SS1} with the shortest possible wire in the normal operating mode.

When a voltage difference is produced between the IC pin and V_{SS0} pin or V_{SS1} pin, because the wiring between those two pins is too long or an external noise is input to the IC pin, the user's program may not operate normally.

- **Connect IC pins to V_{SS0} pins or V_{SS1} pins directly.**

3.3 Pin Input/output Circuits and Recommended Connection of Unused Pins

Table 3-1 shows the types of pin input/output circuit and the recommended connections of unused pins.
Refer to Figure 3-1 for the configuration of the input/output circuit of each type.

Table 3-1. Pin Input/Output Circuit Types (1/2)

Pin Name	Input/output circuit type	Input/output	Recommended connection of unused pins
P00/INTP0	8-C	Input/output	Independently connect to V_{SS0} via a resistor.
P01/INTP1			
P02/INTP2			
P03/INTP3			
P10/ANI0 to P17/ANI7	25	Input	Independently connect to V_{DD0} or V_{SS0} via a resistor.
P20/SI30	8-C	Input/output	
P21/SO30	5-H		
P22/$\overline{SCK30}$	8-C		
P23/RxD0			
P24/TxD0	5-H		
P25/ASCK0	8-C		
P30, P31 (for mask ROM version)	13-Q	Input/output	Independently connect to V_{DD0} via a resistor.
P30, P31 (for flash memory version)	13-P		
P32, P33 (for mask ROM version)	13-S		
P32, P33 (for flash memory version)	13-R		
P34/SI31	8-C		Independently connect to V_{DD0} or V_{SS0} via a resistor.
P35/SO31	5-H		
P36/$\overline{SCK31}$	8-C		
P40/AD0 to P47/AD7	5-H	Input/output	Independently connect to V_{DD0} via a resistor.

71

Table 3-1. Pin Input/Output Circuit Types (2/2)

Pin Name	Input/output circuit type	Input/output	Recommended connection of unused pins
P50/A8 to P57/A15	5-H	Input/output	Independently connect to V_{DD0} or V_{SS0} via a resistor.
P64/$\overline{RD}$		Input/output	
P65/$\overline{WR}$			
P66/$\overline{WAIT}$			
P67/ASTB			
P70/TI00/TO0	8-C		
P71/TI01			
P72/TI50/TO50			
P73/TI51/TO51			
P74/PCL	5-H		
P75/BUZ			
$\overline{RESET}$	2	Input	—
XT1	16		Connect to V_{DD0}.
XT2		—	Leave open.
AV$_{DD}$	—		Connect to V_{DD0}.
AV$_{REF}$			Connect to V_{SS0}.
AV$_{SS}$			
IC (for mask ROM version)			Connect directly to V_{SS0} or V_{SS1}.
V$_{PP}$ (for flash memory version)			

Figure 3-1 Pin Input/Output Circuit of List (1/2)

Figure 3-1 Pin Input/Output Circuit of List (2/2)

4.1 Pin Function List

(1) Port Pins (1/2)

Pin Name	Input/Output	Function		After Reset	Alternate Function
P00	Input/Output	Port 0 4-bit input/output port Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		Input	INTP0
P01					INTP1
P02					INTP2
P03					INTP3/ADTRG
P10 to P17	Input	Port 1 8-bit input only port.		Input	ANI0 to ANI7
P20	Input/Output	Port 2 6-bit input/output port Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		Input	SI30
P21					SO30
P22					$\overline{\text{SCK30}}$
P23					RxD0
P24					TxD0
P25					ASCK0
P30	Input/Output	Port 3 7-bit input/output port Input/output mode can be specified bit-wise.	N-ch open-drain input/output port On-chip pull-up resistor can be specified by mask option. (P30 and P31 are Mask ROM version only.) LEDs can be driven directly.	Input	—
P31					
P32					SDA0
P33					SCL0
P34			If used as an input port, an on-chip pull-up resistor can be used by software.		—
P35					
P36					
P40 to P47	Input/Output	Port 4 8-bit input/output port Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software. Interrupt request flag (KRIF) is set to 1 by falling edge detection.		Input	AD0 to AD7
P50 to P57	Input/Output	Port 5 8-bit input/output port LEDs can be driven directly. Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		Input	A8 to A15
P64	Input/Output	Port 6 4-bit input/output port Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		Input	$\overline{\text{RD}}$
P65					$\overline{\text{WR}}$
P66					$\overline{\text{WAIT}}$
P67					ASTB

(1) Port Pins (2/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
P70	Input/Output	Port 7 6-bit input/output port Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.	Input	TI00/TO0
P71				TI01
P72				TI50/TO50
P73				TI51/TO51
P74				PCL
P75				BUZ

(2) Non-port Pins (1/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input with specifiable valid edges (rising edge, falling edge, both rising and falling edges)	Input	P00
INTP1				P01
INTP2				P02
INTP3				P03/ADTRG
SI30	Input	Serial interface serial data input	Input	P20
SO30	Output	Serial interface serial data output	Input	P21
SDA0	Input/Output	Serial interface serial data input/output	Input	P32
$\overline{\text{SCK30}}$	Input/Output	Serial interface serial clock input/output	Input	P22
SCL0				P33
RxD0	Input	Asynchronous serial interface serial data input	Input	P23
TxD0	Output	Asynchronous serial interface serial data output	Input	P24
ASCK0	Input	Asynchronous serial interface serial clock input	Input	P25
TI00	Input	External count clock input to 16-bit timer (TM0) Capture trigger input to TM0 capture register (CR01)	Input	P70/TO0
TI01		Capture trigger input to TM0 capture register (CR00)		P71
TI50		External count clock input to 8-bit timer (TM50)		P72/TO50
TI51		External count clock input to 8-bit timer (TM51)		P73/TO51
TO0	Output	16-bit timer TM0 output	Input	P70/TI00
TO50		8-bit timer (TM50) output (also used for 8-bit PWM output)	Input	P72/TI50
TO51		8-bit timer (TM51) output (also used for 8-bit PWM output)		P73/TI51
PCL	Output	Clock output (for main system clock and subsystem clock trimming)	Input	P74
BUZ	Output	Buzzer output	Input	P75
AD0 to AD7	Input/Output	Lower-order address/data bus when expanding external memory	Input	P40 to P47
A8 to A15	Output	High-order address bus when expanding external memory	Input	P50 to P57
$\overline{\text{RD}}$	Output	Strobe signal output for read operation from external memory	Input	P64
$\overline{\text{WR}}$		Strobe signal output for write operation from external memory		P65
$\overline{\text{WAIT}}$	Input	Wait insertion when accessing external memory	Input	P66
$\overline{\text{ASTB}}$	Output	Strobe output externally latching address information output to ports 4, 5 to access external memory	Input	P67

(2) Non-port Pins (2/2)

Pin Name	Input/Output	Function	After Reset	Alternate Function
ANI0 to ANI7	Input	A/D converter analog input	Input	P10 to P17
ADTRG	Input	A/D converter trigger signal input	Input	P03/INTP3
AV_{REF}	Input	A/D converter reference voltage input	—	—
AV_{DD}	—	A/D converter analog power supply. Connect to V_{DD0} or V_{DD1}	—	—
AV_{SS}	—	A/D converter ground potential. Connect to V_{SS0} or V_{SS1}	—	—
$\overline{RESET}$	Input	System reset input	—	—
X1	Input	Crystal connection for main system clock oscillation	—	—
X2	—		—	—
XT1	Input	Crystal connection for subsystem clock oscillation	—	—
XT2	—		—	—
V_{DD0}	—	Positive power supply	—	—
V_{SS0}	—	Ground potential	—	—
V_{DD1}	—	Positive power supply other than port	—	—
V_{SS1}	—	Ground potential other than port	—	—
IC	—	Internally connected. Connect directly to V_{SS0} or V_{SS1}	—	—
V_{PP}	—	High-voltage application for program write/verify Connect directly to V_{SS0} or V_{SS1} in normal operating mode.	—	—

77

4.2 Description of Pin Functions

4.2.1 P00 to P03 (Port 0)

These are 4-bit input/output ports. Besides serving as input/output ports, they function as an external interrupt input, and A/D converter external trigger input pins.

The following operating modes can be specified bit-wise.

(1) Port mode

In this mode, these ports function as 4-bit input/output ports.

P00 to P03 can be specified for input or output ports bit-wise with a port mode register 0 (PM0). When they are used as input ports, on-chip pull-up resistors can be used for them by setting pull-up resistor option register 0 (PU0).

(2) Control mode

In this mode, these ports function as an external interrupt request input, and A/D converter external trigger input pins.

(a) INTP0 to INTP3

INTP0 to INTP3 are external interrupt request input pins which can specify valid edges (rising edge, falling edge, and both rising and falling edges).

(b) ADTRG

A/D converter external trigger input pin.

> **Caution   When P03 is used as an A/D converter external trigger input, specify the valid edge by bits 1, 2 (EGA00, EGA01) of A/D converter mode register (ADM0) and set interrupt mask flag (PMK3) to 1.**

4.2.2 P10 to P17 (Port 1)

These are 8-bit input only ports. Besides serving as input ports, they function as an A/D converter analog input.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 8-bit input only ports.

(2) Control mode

These ports function as A/D converter analog input pins (ANI0 to ANI7).

4.2.3 P20 to P25 (Port 2)

These are 6-bit input/output ports. Besides serving as input/output ports, they function as data input/output to/from the serial interface and clock input/output functions.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 6-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 2 (PM2). When they are used as input ports, on-chip pull-up resistors can be used for them by setting pull-up resistor option register 2 (PU2).

(2) Control mode

These ports function as serial interface data input/output and clock input/output.

(a) SI30 and SO30

Serial interface serial data input/output pins.

(b) $\overline{\text{SCK30}}$

Serial interface serial clock input/output pin.

(c) R$_X$D0, T$_X$D0

Asynchronous serial interface serial data input/output pins.

(d) ASCK0

Asynchronous serial interface serial clock input pin.

4.2.4 P30 to P36 (Port 3)

These are 7-bit input/output ports. Beside serving as input/output ports, they function as serial interface data input/output and clock input/output.

P30 to P33 (Port 3) can drive LEDs directly.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 7-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 3 (PM3). P30 to P33 are N-ch open drain output. Mask ROM version can contain pull-up resistors in P30 and P31 with the mask option. When P34 to P36 are used as input ports, on-chip pull-up resistors can be used by defining the pull-up resistor option register 3 (PU3).

(2) Control mode

These ports function as serial interface serial data input/output and clock input/output.

(a) SDA0

Serial interface serial data input/output pin.

(b) SCL0

Serial interface serial clock input/output pin.

4.2.5 P40 to P47 (Port 4)

These are 8-bit input/output ports. Besides serving as input/output ports, they function as an address/data bus.

The interrupt request flag (KRIF) can be set to 1 by detecting a falling edge.

The following operating mode can be specified bit-wise.

(1) Port mode

These ports function as 8-bit input/output ports. They can be specified bit-wise for input or output ports by using the port mode register 4 (PM4). When they are used as input ports, on-chip pull-up resistors can be used by setting pull-up resistor option register 4 (PU4).

(2) Control mode

These ports function as low-order address/data bus pins (AD0 to AD7) in external memory expansion mode. When pins are used as an address/data bus, the pull-up resistor is automatically disabled.

4.2.6 P50 to P57 (Port 5)

These are 8-bit input/output ports. Besides serving as input/output ports, they function as an address bus.

Port 5 can drive LEDs directly.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 8-bit input/output ports. They can be specified bit-wise as input/output ports with port mode register 5 (PM5). When they are used as input ports, on-chip pull-up resistors can be used by setting pull-up resistor option register 5 (PU5).

(2) Control mode

These ports function as high-order address bus pins (A8 to A15) in external memory expansion mode. When pins are used as an address bus, the pull-up resistor is automatically disabled.

4.2.7 P64 to P67 (Port 6)

These are 4-bit input/output ports. Besides serving as input/output ports, they are used for control in external memory expansion mode.

The following operating modes can be specified bit-wise.

(1) Port mode

These ports function as 4-bit input/output ports. They can be specified bit-wise as input or output ports with port mode register 6 (PM6).

When they are used as input ports, on-chip pull-up resistors can be used by setting pull-up resistor option register 6 (PU6).

(2) Control mode

These ports function as control signal output pins ($\overline{RD}$, $\overline{WR}$, $\overline{WAIT}$, $\overline{ASTB}$) in external memory expansion mode. When a pin is used as a control signal output, the pull-up resistor is automatically disabled.

Caution   When external wait is not used in external memory expansion mode, P66 can be used as an input/output port.

4.2.8 P70 to P75 (Port 7)

These are 6-bit input/output ports. Besides serving as input/output ports, they function as a timer input/output, clock output, and buzzer output.

The following operating modes can be specified bit-wise.

(1) Port mode

Port 7 functions as a 6-bit input/output port. Bit-wise specification as an input port or output port is possible by means of port mode register 7 (PM7). When used as input ports, on-chip pull-up resistors can be used by setting pull-up resistor option register 7 (PU7). P70 and P71 also become a 16-bit timer/event counter capture trigger signal input pin with a valid edge input.

(2) Control mode

Port 7 functions as timer input/output, clock output and buzzer output.

(a) TI00

Pin for external count clock input to the 16-bit timer/event counter and pin for capture trigger signal input to the 16-bit timer/event counter capture register (CR01).

(b) TI01

Pin for capture trigger signal input to the 16-bit timer/event counter capture resister (CR00).

(c) TI50, TI51

Pin for external count clock input to the 8-bit timer/event counter.

(d) TO0, TO50, TO51

Timer output pin.

(e) PCL

Clock output pin.

(f) BUZ

Buzzer output pin.

4.2.9 AV$_{REF}$

This is an A/D converter reference voltage input pin.

When no A/D converter is used, connect this pin to V$_{SS0}$.

4.2.10 AV$_{DD}$

This is an analog power supply pin of A/D converter. Always use the same voltage as that of the V$_{DD0}$ pin even when no A/D converter is used.

4.2.11 AV$_{SS}$

This is a ground voltage pin of A/D converter. Always use the same voltage as that of the V$_{SS0}$ pin even when no A/D converter is used.

4.2.12 $\overline{\text{RESET}}$

This is a low-level active system reset input pin.

4.2.13 X1 and X2

Crystal resonator connect pins for main system clock oscillation. For external clock supply, input the clock signal to X1 and its inverted signal to X2.

4.2.14 XT1 and XT2

Crystal resonator connect pins for subsystem clock oscillation.

For external clock supply, input the clock signal to XT1 and its inverted signal to XT2.

4.2.15 V_{DD0}, V_{DD1}

V_{DD0} is a positive power supply pin.

V_{DD1} is a positive power supply pin other than port pin.

4.2.16 V_{SS0}, V_{SS1}

V_{SS0} is a ground potential port pin.

V_{SS1} is a ground potential pin other than port pin.

4.2.17 V_{PP} (flash memory versions only)

High-voltage apply pin for flash memory programming mode setting and program write/verify. Connect directly to V_{SS0} or V_{SS1} in normal operating mode.

4.2.18 IC (Mask ROM version only)

The IC (Internally Connected) pin is provided to set the test mode to check the μPD780024, 780034Y Subseries at delivery. Connect it directly to the V_{SS0} or V_{SS1} with the shortest possible wire in the normal operating mode.

When a voltage difference is produced between the IC pin and V_{SS0} pin or V_{SS1} pin, because the wiring between those two pins is too long or an external noise is input to the IC pin, the user's program may not operate normally.

• Connect IC pins to V_{SS0} pins or V_{SS1} pins directly.

V_{SS0} or V_{SS1} IC

As short as possible

4.3 Pin Input/output Circuits and Recommended Connection of Unused Pins

Table 4-1 shows the types of pin input/output circuit and the recommended connections of unused pins.
Refer to Figure 4-1 for the configuration of the input/output circuit of each type.

Table 4-1. Pin Input/Output Circuit Types (1/2)

Pin Name	Input/output circuit type	Input/output	Recommended connection of unused pins
P00/INTP0	8-C	Input/output	Independently connect to V_{SS0} via a resistor.
P01/INTP1			
P02/INTP2			
P03/INTP3			
P10/ANI0 to P17/ANI7	25	Input	Independently connect to V_{DD0} or V_{SS0} via a resistor.
P20/SI30	8-C	Input/output	
P21/SO30	5-H		
P22/$\overline{SCK30}$	8-C		
P23/RxD0			
P24/TxD0	5-H		
P25/ASCK0	8-C		
P30, P31 (for mask ROM version)	13-Q	Input/output	Independently connect to V_{SS0} via a resistor.
P30, P31 (for flash memory version)	13-P		
P32/SDA0	13-R		
P33/SCL0			
P34	8-C		Independently connect to V_{DD0} or V_{SS0} via a resistor.
P35	5-H		
P36	8-C		
P40/AD0 to P47/AD7	5-H	Input/output	Independently connect to V_{SS0} via a resistor.

Table 4-1. Pin Input/Output Circuit Types (2/2)

Pin Name	Input/output circuit type	Input/output	Recommended connection of unused pins
P50/A8 to P57/A15	5-H	Input/output	Independently connect to V_{DD0} or V_{SS0} via a resistor.
P64/$\overline{RD}$		Input/output	
P65/$\overline{WR}$			
P66/$\overline{WAIT}$			
P67/ASTB			
P70/TI00/TO0	8-C		
P71/TI01			
P72/TI50/TO50			
P73/TI51/TO51			
P74/PCL	5-H		
P75/BUZ			
$\overline{RESET}$	2	Input	—
XT1	16		Connect to V_{DD0}
XT2		—	Leave open.
AV_{DD}	—		Connect to V_{DD0}
AV_{REF}			Connect to V_{SS0}
AV_{SS}			
IC (for mask ROM version)			
V_{PP} (for flash memory version)			Connect directly to V_{SS0} or V_{SS1}

Figure 4-1 Pin Input/Output Circuit of List (1/2)

Figure 4-1 Pin Input/Output Circuit of List (2/2)

CHAPTER 5 CPU ARCHITECTURE

5.1 Memory Spaces

μPD780024, 780034, 780024Y, 780034Y Subseries can access 64-Kbyte memory space respectively. Figures 5-1 to 5-5 show memory maps.

★ **Caution** **In case of the internal memory capacity, the initial value of memory size switching register (IMS) of all products (μPD780024, 780034, 780024Y, and 780034Y Subseries) is fixed (CFH). Therefore, set the value corresponding to each products indicated below.**

   μPD780021, 780031, 780021Y, 780031Y : 42H
   μPD780022, 780032, 780022Y, 780032Y : 44H
   μPD780023, 780033, 780023Y, 780033Y : C6H
   μPD780024, 780034, 780024Y, 780034Y : C8H
   μPD78F0034, 78F0034Y   : Value for mask ROM version

Figure 5-1. Memory Map (μPD780021, 780031, 780021Y, 780031Y)

Figure 5-2. Memory Map (μPD780022, 780032, 780022Y, 780032Y)

Figure 5-3. Memory Map (μPD780023, 780033, 780023Y, 780033Y)

FFFFH	Special Function Registers (SFRs) 256 × 8 bits
FF00H FEFFH	General Registers 32 × 8 bits
FEE0H FEDFH	
	Internal High-speed RAM 1024 × 8 bits
FB00H FAFFH	
	Reserved
F800H F7FFH	
	External Memory 38912 × 8 bits
6000H 5FFFH	
	Internal ROM 24576 × 8 bits
0000H	

Data memory space

Program memory space

5FFFH	Program Area
1000H 0FFFH	CALLF Entry Area
0800H 07FFH	Program Area
0080H 007FH	CALLT Table Area
0040H 003FH	Vector Table Area
0000H	

89

Figure 5-4. Memory Map (μPD780024, 780034, 780024Y, 780034Y)

Figure 5-5. Memory Map (μPD78F0034, 78F0034Y)

5.1.1 Internal program memory space

The internal program memory space contains the program and table data. Normally, it is addressed with the program counter (PC).

The μPD780024, 780034, 780024Y, and 780034Y Subseries products incorporate an on-chip ROM (or flash memory), as listed below.

Table 5-1. Internal ROM Capacity

Part number	Internal ROM	
	Type	Capacity
μPD780021, 780031, 780021Y, 780031Y	Mask ROM	8192 × 8 bits (0000H to 1FFFH)
μPD780022, 780032, 780022Y, 780032Y		16384 × 8 bits (0000H to 3FFFH)
μPD780023, 780033, 780023Y, 780033Y		24576 × 8 bits (0000H to 5FFFH)
μPD780024, 780034, 780024Y, 780034Y		32768 × 8 bits (0000H to 7FFFH)
μPD78F0034, 78F0034Y	Flash Memory	32768 × 8 bits (0000H to 7FFFH)

The internal program memory space is divided into the following three areas.

(1) Vector table area

The 64-byte area 0000H to 003FH is reserved as a vector table area. The $\overline{\text{RESET}}$ input and program start addresses for branch upon generation of each interrupt request are stored in the vector table area. Of the 16-bit address, low-order 8 bits are stored at even addresses and high-order 8 bits are stored at odd addresses.

Table 5-2. Vector Table

Vector Table Address	Interrupt Source
0000H	$\overline{\text{RESET}}$ input
0004H	INTWDT
0006H	INTP0
0008H	INTP1
000AH	INTP2
000CH	INTP3
000EH	INTSER0
0010H	INTSR0
0012H	INTST0
0014H	INTCSI30
0016H	INTCSI31 **Note 1**
0018H	INTIIC0 **Note 2**
001AH	INTWTI
001CH	INTTM00
001EH	INTTM01
0020H	INTTM50
0022H	INTTM51
0024H	INTAD0
0026H	INTWT
0028H	INTKR
003EH	BRK

Notes 1. μPD780024, 780034 Subseries only

2. μPD780024Y, 780034Y Subseries only

(2) CALLT instruction table area

The 64-byte area 0040H to 007FH can store the subroutine entry address of a 1-byte call instruction (CALLT).

(3) CALLF instruction entry area

The area 0800H to 0FFFH can perform a direct subroutine call with a 2-byte call instruction (CALLF).

5.1.2 Internal data memory space

The μPD780024, 780034, 780024Y, and 780034Y Subseries products incorporate an on-chip high-speed RAM, as listed below.

Table 5-3. Internal High-Speed RAM Capacity

Product	Internal high-speed RAM
μPD780021, 780031, 780021Y, 780031Y	512 × 8 bits (FD00H to FEFFH)
μPD780022, 780032, 780022Y, 780032Y	
μPD780023, 780033, 780023Y, 780033Y	1024 × 8 bits (FB00H to FEFFH)
μPD780024, 780034, 780024Y, 780034Y	
μPD78F0034, 78F0034Y	

The 32-byte area FEE0H to FEFFH is allocated four general-purpose register banks composed of eight 8-bit registers.

The internal high-speed RAM can also be used as a stack memory.

5.1.3 Special Function Register (SFR) area

An on-chip peripheral hardware special-function register (SFR) is allocated in the area FF00H to FFFFH. (Refer to **5.2.3 Special Function Register (SFR) Table 5-5. Special Function Register List**.)

Caution Do not access addresses where the SFR is not assigned.

5.1.4 External memory space

The external memory space is accessible with memory expansion mode register. External memory space can store program, table data, etc., and allocate peripheral devices.

5.1.5 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

The address of an instruction to be executed next is addressed by the program counter (PC) (for details, see **5.3 Instruction Address Addressing**).

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for the μPD780024, 780034, 780024Y, and 780034Y Subseries, based on operability and other considerations. For areas containing data memory in particular, special addressing methods designed for the functions of special function registers (SFR) and general-purpose registers are available for use. Data memory addressing is illustrated in Figures 5-6 to 5-10. For the details of each addressing mode, see **5.4 Operand Address Addressing**.

Figure 5-6. Data Memory Addressing (μPD780021, 780031, 780021Y, 780031Y)

Figure 5-7. Data Memory Addressing (μPD780022, 780032, 780022Y, 780032Y)

FFFFH	Special Function Registers (SFRs) 256 × 8 bits
FF20H	
FF1FH	
FF00H	
FEFFH	General Registers 32 × 8 bits
FEE0H	
FEDFH	Internal High-speed RAM 512 × 8 bits
FE20H	
FE1FH	
FD00H	
FCFFH	Reserved
F800H	
F7FFH	External Memory 47104 × 8 bits
4000H	
3FFFH	Internal ROM 16384 × 8 bits
0000H	

SFR Addressing

Register Addressing

Short Direct Addressing

Direct Addressing

Register Indirect Addressing

Based Addressing

Based Indexed Addressing

Figure 5-8. Data Memory Addressing (μPD780023, 780033, 780023Y, 780033Y)

Figure 5-9. Data Memory Addressing (μPD780024, 780034, 780024Y, 780034Y)

Address	Memory Area	Addressing
FFFFH	Special Function Registers (SFRs) 256 × 8 bits	SFR Addressing
FF20H / FF1FH		
FF00H / FEFFH	General Registers 32 × 8 bits	Register Addressing
FEE0H / FEDFH		Short Direct Addressing
Internal High-speed RAM 1024 × 8 bits		
FE20H / FE1FH		
FB00H / FAFFH		
Reserved		Direct Addressing
		Register Indirect Addressing
F800H / F7FFH		Based Addressing
External Memory 30720 × 8 bits		Based Indexed Addressing
8000H / 7FFFH		
Internal ROM 32768 × 8 bits		
0000H		

98

Figure 5-10. Data Memory Addressing (μPD78F0034, 78F0034Y)

5.2 Processor Registers

The μPD780024, 780034, 780024Y, 780034Y Subseries products incorporate the following processor registers.

5.2.1 Control registers

The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).

(1) Program counter (PC)

The program counter is a 16-bit register which holds the address information of the next program to be executed. In normal operation, the PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.

$\overline{\text{RESET}}$ input sets the reset vector table values at addresses 0000H and 0001H to the program counter.

Figure 5-11. Program Counter Format

	15															0
PC	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0

(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags to be set/reset by instruction execution. Program status word contents are automatically stacked upon interrupt request generation or PUSH PSW instruction execution and are automatically reset upon execution of the RETB, RETI and POP PSW instructions.

$\overline{\text{RESET}}$ input sets the PSW to 02H.

Figure 5-12. Program Status Word Format

	7							0
PSW	IE	Z	RBS1	AC	RBS0	0	ISP	CY

(a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE is set to the disable interrupt (DI) state, and only non-maskable interrupt request becomes acknowledgeable. Other interrupt requests are all disabled.

When 1, the IE is set to the enable interrupt (EI) state and interrupt request acknowledge enable is controlled with an in-service priority flag (ISP), an interrupt mask flag for various interrupt sources and a priority specification flag.

The IE is reset to (0) upon DI instruction execution or interrupt acknowledgement and is set to (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

(c) Register bank select flags (RBS0 and RBS1)

These are 2-bit flags to select one of the four register banks.

In these flags, the 2-bit information which indicates the register bank selected by SEL RBn instruction execution is stored.

(d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(e) In-service priority flag (ISP)

This flag manages the priority of acknowledgeable maskable vectored interrupts. When this flag is 0, low-level vectored interrupts request specified with a priority specify flag register (PR0L, PR0H, PR1L) (refer to **19.3 (3) Priority Specify Flag Register (PR0L, PR0H, PR1L)**) are disabled for acknowledgement. When it is 1, all interrupts are acknowledgeable. Actual request acknowledgement is controlled with the interrupt enable flag (IE).

(f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit manipulation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal high-speed RAM area can be set as the stack area. The internal high-speed RAM areas of each product are as follows.

Table 5-4. Internal High-Speed RAM Area

Product	Internal high-speed RAM area
μPD780021, 780031, 780021Y, 780031Y μPD780022, 780032, 780022Y, 780032Y	FD00H to FEFFH
μPD780023, 780033, 780023Y, 780033Y μPD780024, 780034, 780024Y, 780034Y μPD78F0034, 78F0034Y	FB00H to FEFFH

Figure 5-13. Stack Pointer Format

	15															0
SP	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0

The SP is decremented ahead of write (save) to the stack memory and is incremented after read (reset) from the stack memory.

Each stack operation saves/resets data as shown in Figures 5-14 and 5-15.

Caution Since RESET input makes SP contents undefined, be sure to initialize the SP before instruction execution.

Figure 5-14. Data to be Saved to Stack Memory

Figure 5-15. Data to be Restored from Stack Memory

5.2.2 General registers

A general register is mapped at particular addresses (FEE0H to FEFFH) of the data memory. It consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can also be used as an 8-bit register. Two 8-bit registers can be used in pairs as a 16-bit register (AX, BC, DE, and HL).

They can be described in terms of function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) and absolute names (R0 to R7 and RP0 to RP3).

Register banks to be used for instruction execution are set with the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupts for each bank.

Figure 5-16. General Register Configuration

(a) Absolute Name

(b) Function Name

5.2.3 Special Function Register (SFR)

Unlike a general register, each special-function register has special functions.

It is allocated in the FF00H to FFFFH area.

The special-function register can be manipulated like the general register, with the operation, transfer and bit manipulation instructions. Manipulatable bit units, 1, 8, and 16, depend on the special-function register type.

Each manipulation bit unit can be specified as follows.

- 1-bit manipulation

  Describe the symbol reserved with assembler for the 1-bit manipulation instruction operand (sfr.bit).

  This manipulation can also be specified with an address.

- 8-bit manipulation

  Describe the symbol reserved with assembler for the 8-bit manipulation instruction operand (sfr).

  This manipulation can also be specified with an address.

- 16-bit manipulation

  Describe the symbol reserved with assembler for the 16-bit manipulation instruction operand (sfrp).

  When addressing an address, describe an even address.

Table 5-5 gives a list of special-function registers. The meaning of items in the table is as follows.

- Symbol

  Symbol indicating the address of a special function register. It is a reserved word in the RA78K/0, and is defined via the header file "sfrbit.h" in the CC78K/0. When using the RA78K/0, ID78K0-NS, ID78K0, or SM78K0, symbols can be written as an instruction operand.

- R/W

  Indicates whether the corresponding special-function register can be read or written.

  R/W : Read/write enable

  R   : Read only

  W   : Write only

- Manipulatable bit units

  Indicates the manipulatable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

- After reset

  Indicates each register status upon $\overline{\text{RESET}}$ input.

Table 5-5. Special Function Register List (1/3)

Address	Special-Function Register (SFR) Name	Symbol		R/W	Manipulatable Bit Unit			After Reset
					1 bit	8 bits	16 bits	
FF00H	Port0	P0		R/W	√	√	—	00H
FF01H	Port1	P1		R	√	√	—	
FF02H	Port2	P2		R/W	√	√	—	
FF03H	Port3	P3			√	√	—	
FF04H	Port4	P4			√	√	—	
FF05H	Port5	P5			√	√	—	
FF06H	Port6	P6			√	√	—	
FF07H	Port7	P7			√	√	—	
FF0AH	Capture/compare register 00	CR00			—	—	√	Undefined
FF0BH								
FF0CH	Capture/compare register 01	CR01			—	—	√	
FF0DH								
FF0EH	16-bit timer register	TM0		R	—	—	√	0000H
FF0FH								
FF10H	8-bit compare register 50	CR50		R/W	—	√	—	Undefined
FF11H	8-bit compare register 51	CR51			—	√	—	
FF12H	8-bit counter 50	TM5	TM50	R	—	√	√	00H
FF13H	8-bit counter 51		TM51		—	√		
FF16H	A/D conversion result register 0	ADCR0			—	√ **Note 1**	√ **Note 2**	
FF17H								
FF18H	Transmit shift register	TXS0		W	—	√	—	FFH
	Receive buffer register	RXB0		R	—	√	—	
FF1AH	Serial I/O shift register 30	SIO30		R/W	—	√	—	Undefined
FF1BH	Serial I/O shift register 31**Note 3**	SIO31			—	√	—	
FF1FH	IIC shift register**Note 4**	IIC0			—	√	—	00H

Notes 1. μPD780024, 780024Y Subseries only

2. μPD780034, 780034Y Subseries only, 16-bit access possible

3. μPD780024, 780034 Subseries only

4. μPD780024Y, 780034Y Subseries only

Table 5-5. Special-Function Register List (2/3)

Address	Special-Function Register (SFR) Name	Symbol	R/W	Manipulatable Bit Unit			After Reset
				1 bit	8 bits	16 bits	
FF20H	Port mode register 0	PM0	R/W	√	√	—	FFH
FF22H	Port mode register 2	PM2		√	√	—	
FF23H	Port mode register 3	PM3		√	√	—	
FF24H	Port mode register 4	PM4		√	√	—	
FF25H	Port mode register 5	PM5		√	√	—	
FF26H	Port mode register 6	PM6		√	√	—	
FF27H	Port mode register 7	PM7		√	√	—	
FF30H	Pull-up resistor option register 0	PU0		√	√	—	00H
FF32H	Pull-up resistor option register 2	PU2		√	√	—	
FF33H	Pull-up resistor option register 3	PU3		√	√	—	
FF34H	Pull-up resistor option register 4	PU4		√	√	—	
FF35H	Pull-up resistor option register 5	PU5		√	√	—	
FF36H	Pull-up resistor option register 6	PU6		√	√	—	
FF37H	Pull-up resistor option register 7	PU7		√	√	—	
FF40H	Clock output selection register	CKS		√	√	—	
FF41H	Watch timer mode control register	WTM		√	√	—	
FF42H	Watchdog timer clock selection register	WDCS		—	√	—	
FF47H	Memory expansion mode register	MEM		√	√	—	
FF48H	External interrupt rising edge enable register	EGP		√	√	—	
FF49H	External interrupt falling edge enable register	EGN		√	√	—	
FF60H	16-bit timer mode control register	TMC0		√	√	—	
FF61H	Prescaler mode register	PRM0		—	√	—	
FF62H	Capture/compare control register 0	CRC0		√	√	—	
FF63H	16-bit timer output control register 0	TOC0		√	√	—	
FF70H	8-bit timer mode control register 50	TMC50		√	√	—	04H
FF71H	Timer clock selection register 50	TCL50		—	√	—	00H
FF78H	8-bit timer mode control register 51	TMC51		√	√	—	04H
FF79H	Timer clock selection register 51	TCL51		—	√	—	00H
FF80H	A/D converter mode register	ADM0		√	√	—	
FF81H	Analog input channel specification register	ADS0		—	√	—	
FFA0H	Asynchronous serial interface mode register	ASIM0		√	√	—	
FFA1H	Asynchronous serial interface status register	ASIS0	R	—	√	—	
FFA2H	Baud rate generator control register	BRGC0	R/W	—	√	—	

Table 5-5. Special-Function Register List (3/3)

Address	Special-Function Register (SFR) Name	Symbol		R/W	Manipulatable Bit Unit			After Reset
					1 bit	8 bits	16 bits	
FFA8H	IIC control register[Note 1]	IICC0		R/W	√	√	—	00H
FFA9H	IIC status register[Note 1]	IICS0		R	√	√	—	
FFAAH	IIC clock selection register[Note 1]	IICCL0		R/W	√	√	—	
FFABH	Slave address register[Note 1]	SVA0			—	√	—	
FFB0H	Serial operation mode register 30	CSIM30			√	√	—	
FFB8H	Serial operation mode register 31[Note 2]	CSIM31			√	√	—	
FFD0H ↓ FFDFH	External access area[Note 3]				√	√	—	Undefined
FFE0H	Interrupt request flag register 0L	IF0	IF0L		√	√	√	00H
FFE1H	Interrupt request flag register 0H		IF0H		√	√		
FFE2H	Interrupt request flag register 1L	IF1L			√	√	—	
FFE4H	Interrupt mask flag register 0L	MK0	MK0L		√	√	√	FFH
FFE5H	Interrupt mask flag register 0H		MK0H		√	√		
FFE6H	Interrupt mask flag register 1L	MK1L			√	√	—	
FFE8H	Priority level specification flag register 0L	PR0	PR0L		√	√	√	
FFE9H	Priority level specification flag register 0H		PR0H		√	√		
FFEAH	Priority level specification flag register 1L	PR1L			√	√	—	
FFF0H	Memory size switching register	IMS			—	√	—	CFH[Note 4]
FFF8H	Memory expansion wait setting register	MM			√	√	—	10H
FFF9H	Watchdog timer mode register	WDTM			√	√	—	00H
FFFAH	Oscillation stabilization time selection register	OSTS			—	√	—	04H
FFFBH	Processor clock control register	PCC			√	√	—	

Notes 1. μPD780024Y, 780034Y Subseries only

2. μPD780024, 780034 Subseries only

3. The external access area cannot be accessed by SFR addressing. Access it with the direct addressing method.

4. The default is CFH, but set the value corresponding to each respective product as indicated below.

μPD780021, 780031, 780021Y, 780031Y: 42H

μPD780022, 780032, 780022Y, 780032Y: 44H

μPD780023, 780033, 780023Y, 780033Y: C6H

μPD780024, 780034, 780024Y, 780034Y: C8H

μPD78F0034, 780034Y: Value for mask ROM version

5.3 Instruction Address Addressing

An instruction address is determined by program counter (PC) contents and is normally incremented (+1 for each byte) automatically according to the number of bytes of an instruction to be fetched each time another instruction is executed. When a branch instruction is executed, the branch destination information is set to the PC and branched by the following addressing. (For details of instructions, refer to **78K/0 User's Manual – Instructions (U12326E)**.

5.3.1 Relative addressing

[Function]

The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the start address of the following instruction is transferred to the program counter (PC) and branched. The displacement value is treated as signed two's complement data (−128 to +127) and bit 7 becomes a sign bit. In other words, relative addressing consists in relative branching from the start address of the following instruction to the −128 to +127 range.

This function is carried out when the BR $addr16 instruction or a conditional branch instruction is executed.

[Illustration]

When S = 0, all bits of α are 0.
When S = 1, all bits of α are 1.

5.3.2 Immediate addressing

[Function]

Immediate data in the instruction word is transferred to the program counter (PC) and branched.

This function is carried out when the CALL !addr16 or BR !addr16 or CALLF !addr11 instruction is executed.

CALL !addr16 and BR !addr16 instructions can be branched to the entire memory space. The CALLF !addr11 instruction is branched to the 0800H to 0FFFH area.

[Illustration]

In the case of CALL !addr16 and BR !addr16 instructions

In the case of CALLF !addr11 instruction

5.3.3 Table indirect addressing

[Function]

Table contents (branch destination address) of the particular location to be addressed by bits 1 to 5 of the immediate data of an operation code are transferred to the program counter (PC) and branched.

This function is carried out when the CALLT [addr5] instruction is executed.

This instruction references the address stored in the memory table from 40H to 7FH, and allows branching to the entire memory space.

[Illustration]

```
                           7   6   5              1   0
        Operation Code   | 1   1  |   ta4–0       | 1 |

                          15                       8  7  6  5            1  0
        Effective Address | 0  0  0  0  0  0  0  0 | 0  1 |            | 0 |

                              7     Memory (Table)    0
                              |       Low Addr.        |
        Effective Address+1   |       High Addr.       |

                          15                  8  7                 0
                    PC    |                    |                    |
```

5.3.4 Register addressing

[Function]

Register pair (AX) contents to be specified with an instruction word are transferred to the program counter (PC) and branched.

This function is carried out when the BR AX instruction is executed.

[Illustration]

5.4 Operand Address Addressing

The following various methods are available to specify the register and memory (addressing) which undergo manipulation during instruction execution.

5.4.1 Implied addressing

[Function]

The register which functions as an accumulator (A and AX) in the general register is automatically (implicitly) addressed.

Of the μPD780024, 780034, 780024Y, 780034Y Subseries instruction words, the following instructions employ implied addressing.

Instruction	Register to be Specified by Implied Addressing
MULU	A register for multiplicand and AX register for product storage
DIVUW	AX register for dividend and quotient storage
ADJBA/ADJBS	A register for storage of numeric values which become decimal correction targets
ROR4/ROL4	A register for storage of digit data which undergoes digit rotation

[Operand format]

Because implied addressing can be automatically employed with an instruction, no particular operand format is necessary.

[Description example]

In the case of MULU X

With an 8-bit × 8-bit multiply instruction, the product of A register and X register is stored in AX. In this example, the A and AX registers are specified by implied addressing.

5.4.2 Register addressing

[Function]

The general register to be specified is accessed as an operand with the register specify code (Rn and RPn) of an instruction word in the registered bank specified with the register bank select flag (RBS0 to RBS1). Register addressing is carried out when an instruction with the following operand format is executed. When an 8-bit register is specified, one of the eight registers is specified with 3 bits in the operation code.

[Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL

'r' and 'rp' can be described with absolute names (R0 to R7 and RP0 to RP3) as well as function names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL).

[Description example]

MOV A, C; when selecting C register as r

Operation code | 0 1 1 0 0 0 1 0 |

                 Register specify code

INCW DE; when selecting DE register pair as rp

Operation code | 1 0 0 0 0 1 0 0 |

                 Register specify code

5.4.3 Direct addressing

[Function]

The memory to be manipulated is addressed with immediate data in an instruction word becoming an operand address.

[Operand format]

Identifier	Description
addr16	Label or 16-bit immediate data

[Description example]

MOV A, !0FE00H; when setting !addr16 to FE00H

Operation code		OP code
	1 0 0 0 1 1 1 0	OP code
	0 0 0 0 0 0 0 0	00H
	1 1 1 1 1 1 1 0	FEH

[Illustration]

```
 7                    0
┌──────────────────────┐
│        OP code       │
├──────────────────────┤
│    addr16 (lower)     │
├──────────────────────┤
│    addr16 (upper)     │
└──────────────────────┘


                      ┌──────────────────────┐
                      │        Memory        │
                      ├──────────────────────┤
                      │                      │
                      └──────────────────────┘
```

5.4.4 Short direct addressing

[Function]

The memory to be manipulated in the fixed space is directly addressed with 8-bit data in an instruction word. This addressing is applied to the 256-byte space FE20H to FF1FH. An internal RAM and a special-function register (SFR) are mapped at FE20H to FEFFH and FF00H to FF1FH, respectively.

If the SFR area (FF00H to FF1FH) where short direct addressing is applied, ports which are frequently accessed in a program and a compare register of the timer/event counter and a capture register of the timer/event counter are mapped and these SFRs can be manipulated with a small number of bytes and clocks.

When 8-bit immediate data is at 20H to FFH, bit 8 of an effective address is set to 0. When it is at 00H to 1FH, bit 8 is set to 1. Refer to the **[Illustration]** on the next page.

[Operand format]

Identifier	Description
saddr	Label of FE20H to FF1FH immediate data
saddrp	Label of FE20H to FF1FH immediate data (even address only)

[Description example]

MOV 0FE30H, #50H; when setting saddr to FE30H and immediate data to 50H

Operation code

0	0	0	1	0	0	0	1

OP code

0	0	1	1	0	0	0	0

30H (saddr-offset)

0	1	0	1	0	0	0	0

50H (immediate data)

[Illustration]

```
7                        0
┌─────────────────────────┐
│         OP code         │
├─────────────────────────┤
│       saddr-offset      │
└─────────────────────────┘
```

Effective Address

```
15                  8 7                    0        Short Direct Memory
┌───────────────────┬──┬─────────────────────┐    ┌────────────────────┐
│ 1  1  1  1  1  1  1│ α│                     │ →  │                    │
└───────────────────┴──┴─────────────────────┘    └────────────────────┘
```

When 8-bit immediate data is 20H to FFH, $\alpha = 0$
When 8-bit immediate data is 00H to 1FH, $\alpha = 1$

5.4.5 Special-function register (SFR) addressing

[Function]

The memory-mapped special-function register (SFR) is addressed with 8-bit immediate data in an instruction word.

This addressing is applied to the 240-byte spaces FF00H to FFCFH and FFE0H to FFFFH. However, the SFR mapped at FF00H to FF1FH can be accessed with short direct addressing.

[Operand format]

Identifier	Description
sfr	Special-function register name
sfrp	16-bit manipulatable special-function register name (even address only)

[Description example]

MOV PM0, A; when selecting PM0 (FF20H) as sfr

| | Operation code | 1 1 1 1 0 1 1 0 | OP code |
| | | 0 0 1 0 0 0 0 0 | 20H (sfr-offset) |

[Illustration]

5.4.6 Register indirect addressing

[Function]

Register pair contents specified with a register pair specify code in an instruction word of the register bank specified with a register bank select flag (RBS0 and RBS1) serve as an operand address for addressing the memory to be manipulated. This addressing can be carried out for all the memory spaces.

[Operand format]

Identifier	Description
—	[DE], [HL]

[Description example]

MOV A, [DE]; when selecting [DE] as register pair

Operation code | 1 0 0 0 0 1 0 1 |

[Illustration]

5.4.7 Based addressing

[Function]

8-bit immediate data is added as offset data to the contents of the base register, that is, the HL register pair in an instruction word of the register bank specified with the register bank select flag (RBS0 and RBS1) and the sum is used to address the memory. Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

[Operand format]

Identifier	Description
—	[HL + byte]

[Description example]

MOV A, [HL + 10H]; when setting byte to 10H

Operation code | 1 0 1 0 1 1 1 0 |

| 0 0 0 1 0 0 0 0 |

5.4.8 Based indexed addressing

[Function]

The B or C register contents specified in an instruction are added to the contents of the base register, that is, the HL register pair in an instruction word of the register bank specified with the register bank select flag (RBS0 and RBS1) and the sum is used to address the memory.

Addition is performed by expanding the offset data as a positive number to 16 bits. A carry from the 16th bit is ignored. This addressing can be carried out for all the memory spaces.

[Operand format]

Identifier	Description
—	[HL + B], [HL + C]

[Description example]

In the case of MOV A, [HL + B]

Operation code | 1 0 1 0 1 0 1 1 |

5.4.9 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) contents.

This addressing method is automatically employed when the PUSH, POP, subroutine call and return instructions are executed or the register is saved/reset upon generation of an interrupt request.

Stack addressing enables to address the internal high-speed RAM area only.

[Description example]

In the case of PUSH DE

Operation code | 1 0 1 1 0 1 0 1 |

CHAPTER 6 PORT FUNCTIONS

6.1 Port Functions

The μPD780024, 780034, 780024Y, and 780034Y Subseries products incorporate eight input ports and forty-three input/output ports. Figure 6-1 shows the port configuration. Every port is capable of 1-bit and 8-bit manipulations and can carry out considerably varied control operations. Besides port functions, the ports can also serve as on-chip hardware input/output pins.

Figure 6-1. Port Types

Table 6-1. Port Functions (μPD780024, 780034 Subseries)

Pin Name	Function		Alternate Function
P00	Port 0 4-bit input/output port. Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		INTP0
P01			INTP1
P02			INTP2
P03			INTP3/ADTRG
P10 to P17	Port 1 8-bit input only port.		ANI0 to ANI7
P20	Port 2 6-bit input/output port. Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		SI30
P21			SO30
P22			$\overline{SCK30}$
P23			RxD0
P24			TxD0
P25			ASCK0
P30	Port 3 7-bit input/output port. Input/output mode can be specified bit-wise.	N-ch open-drain input/output port. On-chip pull-up resistor can be specified by mask option (Mask version only). LEDs can be driven directly.	—
P31			
P32			
P33			
P34		If used as an input port, an on-chip pull-up resistor can be specified by software.	SI31
P35			SO31
P36			$\overline{SCK31}$
P40 to P47	Port 4 8-bit input/output port. Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be specified by software. Interrupt request flag (KRIF) is set to 1 by falling edge detection.		AD0 to AD7
P50 to P57	Port 5 8-bit input/output port. LEDs can be driven directly. Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		A8 to A15
P64	Port 6 4-bit input/output port. Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		$\overline{RD}$
P65			$\overline{WR}$
P66			$\overline{WAIT}$
P67			ASTB
P70	Port 7 6-bit input/output port. Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		TI00/TO0
P71			TI01
P72			TI50/TO50
P73			TI51/TO51
P74			PCL
P75			BUZ

Table 6-2. Port Functions (μPD780024Y, 780034Y Subseries)

Pin Name	Function		Alternate Function
P00	Port 0 4-bit input/output port. Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		INTP0
P01			INTP1
P02			INTP2
0P3			INTP3/ADTRG
P10 to P17	Port 1 8-bit input only port.		ANI0 to ANI7
P20	Port 2 6-bit input/output port Input/output mode can be specified bit-wise. If used as an input port, an on-chip pull-up resistor can be used by software.		SI30
P21			SO30
P22			$\overline{\text{SCK30}}$
P23			RxD0
P24			TxD0
P25			ASCK0
P30	Port 3 7-bit input/output port. Input/output mode can be specified bit-wise.	N-ch open-drain input/output port. On-chip pull-up resistor can be specified by mask option (P30 and P31 are Mask ROM version only). LEDs can be driven directly.	—
P31			
P32			SDA0
P33			SCL0
P34		If used as an input port, pull-up resistor can be used by software.	—
P35			
P36			
P40 to P47	Port 4 8-bit input/output port. Input/output mode can be specified bit-wise. If used as an input port, pull-up resistor can be used by software. Interrupt request flag (KRIF) is set to 1 by falling edge detection.		AD0 to AD7
P50 to P57	Port 5 8-bit input/output port. LEDs can be driven directly. Input/output mode can be specified bit-wise. If used as an input port, pull-up resistor can be used by software.		A8 to A15
P64	Port 6 4-bit input/output port. Input/output mode can be specified bit-wise. If used as an input port, pull-up resistor can be used by software.		$\overline{\text{RD}}$
P65			$\overline{\text{WR}}$
P66			$\overline{\text{WAIT}}$
P67			ASTB
P70	Port 7 6-bit input/output port. Input/output mode can be specified bit-wise. If used as an input port, a pull-up resistor can be connected by software.		TI00/TO0
P71			TI01
P72			TI50/TO50
P73			TI51/TO51
P74			PCL
P75			BUZ

6.2 Port Configuration

A port consists of the following hardware:

Table 6-3. Port Configuration

Item	Configuration
Control register	Port mode register (PMm: m = 0, 2 to 7)
	Pull-up resistor option register (PUOm,: m = 0, 2 to 7)
Port	Total: 51 ports (8 inputs, 43 inputs/outputs)
Pull-up resistor	• Mask ROM version Total: 43 (software specifiable: 39, mask option: 4) • Flash memory version Total: 39

6.2.1 Port 0

Port 0 is a 4-bit input/output port with output latch. P00 to P03 pins can specify the input mode/output mode in 1-bit units with the port mode register 0 (PM0). When P00 to P03 pins are used as input ports, an on-chip pull-up resistor can be used to them in 6-bit units with a pull-up resistor option register 0 (PU0).

This port can also be used as an external interrupt request input, and A/D converter external trigger input.

$\overline{\text{RESET}}$ input sets port 0 to input mode.

Figures 6-2 show block diagrams of port 0.

Caution **Because port 0 also serves for external interrupt request input, when the port function output mode is specified and the output level is changed, the interrupt request flag is set. Thus, when the output mode is used, set the interrupt mask flag to 1.**

Figure 6-2. P00 to P03 Configurations

PU : Pull-up resistor option register
PM : Port mode register
RD : Port 0 read signal
WR : Port 0 write signal

6.2.2 Port 1

Port 1 is an 8-bit input only port.

This port can also be used as an A/D converter analog input.

Figure 6-3 shows a block diagram of port 1.

Figure 6-3. P10 to P17 Configurations

RD : Port 1 read signal

6.2.3 Port 2

Port 2 is a 6-bit input/output port with output latch. P20 to P25 pins can specify the input mode/output mode in 1-bit units with the port mode register 2 (PM2). When P20 to P25 pins are used as input ports, an on-chip pull-up resistor can be used for them in 1-bit units with a pull-up resistor option register 2 (PU2).

This port has also alternate functions as serial interface data input/output and clock input/output.

$\overline{\text{RESET}}$ input sets port 2 to input mode.

Figure 6-4 shows a block diagram of port 2.

Figure 6-4. P20 to P25 Configurations

PU : Pull-up resistor option register
PM : Port mode register
RD : Port 2 read signal
WR : Port 2 write signal

6.2.4 Port 3 (μPD780024, 780034 Subseries)

Port 2 is a 7-bit input/output port with output latch. P30 to P36 pins can specify the input mode/output mode in 1-bit units with port mode register 3 (PM3).

This port has the following functions for pull-up resistors. These functions differ depending on the board's higher 36-bit/lower 4-bit, and whether the products is a Mask ROM version or a flash memory version.

Table 6-4. Pull-up Resistor of Port 3 (μPD780024, 780034 Subseries)

	Higher 3-bit (P34 to P36 pins)	Lower 4-bit (P30 to P33 pins)
Mask ROM version	An on-chip pull-up resistor can be used bit-wise by PU3	On-chip pull-up resistor can be specified bit-wise by mask option
Flash memory version		On-chip pull-up resistor is not provided

    PU3: Pull-up resistor option register 3

The P30 to P33 pins can drive LEDs directly.

The P34 to P36 pins can also be used for serial interface data input/output and clock input/output.

$\overline{\text{RESET}}$ input sets port 3 to input mode.

Figures 6-5 and 6-6 show a block diagram of port 3.

Figure 6-5. P30 to P33 Configurations (μPD780024, 780034 Subseries)

PM : Port mode register
RD : Port 3 read signal
WR : Port 3 write signal

Figure 6-6. P34 to P36 Configurations (μPD780024, 780034 Subseries)

PU : Pull-up resistor option register

PM : Port mode register

RD : Port 3 read signal

WR : Port 3 write signal

6.2.5 Port 3 (μPD780024Y, 780034Y Subseries)

Port 3 is a 7-bit input/output port with output latch. P30 to P36 pins can specify the input mode/output mode in 1-bit units with port mode register 3 (PM3).

This port has the following functions for pull-up resistors.

These functions differ depending on bits location and mask ROM version/flash memory version.

Table 6-5. Pull-up Resistor of Port 3 (μPD780024Y, 780034Y Subseries)

	P34 to P36 pins	P30, P31 pins
Mask ROM version	A pull-up resistor can be connected bit-wise by PU3	On-chip pull-up resistor can be specified bit-wise by mask option
Flash memory version		On-chip pull-up resistor is not be specified

PU3: Pull-up resistor option register 3

Caution   P32, P33 pins have no pull-up resistor.

The P30 to P33 pins can drive LEDs directly.

The P32 and P33 pins can also be used for interface data input/output and clock input/output.

$\overline{\text{RESET}}$ input sets port 3 to input mode.

Figures 6-7 through 6-9 show the block diagram of port 3.

Figure 6-7. P30 and P31 Configurations (μPD780024Y, 780034Y Subseries)

PM : Port mode register
RD : Port 3 read signal
WR : Port 3 write signal

Figure 6-8. P32 and P33 Configurations (μPD780024Y, 780034Y Subseries)

PM : Port mode register
RD : Port 3 read signal
WR : Port 3 write signal

Figure 6-9. P34 to P36 Configurations (μPD780024Y, 780034Y Subseries)

PU : Pull-up resistor option register

PM : Port mode register

RD : Port 6 read signal

WR : Port 6 write signal

6.2.6 Port 4

Port 4 is an 8-bit input/output port with output latch. The P40 to P47 pins can specify the input mode/output mode in 1-bit units with port mode register 4 (PM4). When the P40 to P47 pins are used as input ports, a pull-up resistor can be connected to them in 1-bit units with pull-up resistor option register 4 (PU4).

The interrupt request flag (KRIF) can be set to 1 by detecting falling edges.

This port can also be used as an address/data bus in external memory expansion mode.

$\overline{\text{RESET}}$ input sets port 4 to input mode.

Figures 6-10 and 6-11 show a block diagram of port 4 and block diagram of the falling edge detection circuit, respectively.

Figure 6-10. P40 to P47 Configurations

PUO : Pull-up resistor option register
PM : Port mode register
RD : Port 4 read signal
WR : Port 4 write signal

Figure 6-11. Falling Edge Detection Circuit Block Diagram

6.2.7 Port 5

Port 5 is an 8-bit input/output port with output latch. The P50 to P57 pins can specify the input mode/output mode in 1-bit units with port mode register 5 (PM5). When the P50 to P57 pins are used as input ports, an on-chip pull-up resistor can be used for them in 1-bit units with pull-up resistor option register 5 (PU5).

Port 5 can drive LEDs directly.

This port can also be used as an address bus in external memory expansion mode.

$\overline{\text{RESET}}$ input sets port 5 to input mode.

Figure 6-12 shows a block diagram of port 5.

Figure 6-12. P50 to P57 Configurations

PU : Pull-up resistor option register

PM : Port mode register

RD : Port 5 read signal

WR : Port 5 write signal

133

6.2.8 Port 6

Port 6 is a 4-bit input/output port with output latch. The P64 to P67 pins can specify the input mode/output mode in 1-bit units with port mode register 6 (PM6).

When pins P64 to P67 are used as input ports, an on-chip pull-up resistor can be used for them in 1-bit units with pull-up resistor option register 6 (PU6).

This port can also be used as a control signal output in external memory expansion mode.

$\overline{\text{RESET}}$ input sets port 6 to input mode.

Figures 6-13 shows a block diagram of port 6.

Caution   When external wait is not used in external memory expansion mode, P66 can be used as an input/output port.

Figure 6-13. P64 to P67 Configurations

PU : Pull-up resistor option register
PM : Port mode register
RD : Port 6 read signal
WR : Port 6 write signal

6.2.9 Port 7

This is a 6-bit input/output port with output latches. Input mode/output mode can be specified bit-wise by means of port mode register 7 (PM7). When pins P70 to P75 are used as input port pins, an on-chip pull-up resistor can be used as a 1-bit unit by means of pull-up resistor option register 7 (PU7).

This port can also be used as a timer input/output, clock output, and buzzer output.

RESET input sets the input mode.

Figure 6-14 shows a block diagram of port 7.

Figure 6-14. P70 to P75 Configurations

PU : Pull-up resistor option register
PM : Port mode register
RD : Port 7 read signal
WR : Port 7 write signal

6.3 Port Function Control Registers

The following two types of registers control the ports.
- Port mode registers (PM0, PM2 to PM7)
- Pull-up resistor option register (PU0, PU2 to PU7)

(1) Port mode registers (PM0, PM2 to PM7)

These registers are used to set port input/output in 1-bit units.

PM0 and PM2 to PM7 are independently set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets registers to FFH.

Cautions 1. Pins P10 and P17 are input-only pins.

2. As port 0 has an alternate function as an external interrupt input, when the port function output mode is specified and the output level is changed, the interrupt request flag is set. When the output mode is used, therefore, the interrupt mask flag should be set to 1 beforehand.

Figure 6-15. Port Mode Register (PM0, PM2 to PM7) Format

Address: FF20H After Reset : FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM0	1	1	1	1	PM03	PM02	PM01	PM00

Address: FF22H After Reset : FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM2	1	1	PM25	PM24	PM23	PM22	PM21	PM20

Address: FF23H After Reset : FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM3	1	PM36	PM35	PM34	PM33	PM32	PM31	PM30

Address: FF24H After Reset : FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM4	PM47	PM46	PM45	PM44	PM43	PM42	PM41	PM40

Address: FF25H After Reset : FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50

Address: FF26H After Reset : FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM6	PM67	PM66	PM65	PM64	1	1	1	1

Address: FF27H After Reset : FFH R/W

Symbol	7	6	5	4	3	2	1	0
PM7	1	1	PM75	PM74	PM73	PM72	PM71	PM70

PMmn	Pmn Pin Input/Output Mode Select (m = 0, 2 to 7: n = 0 to 7)
0	Output Mode (Output buffer on)
1	Input Mode (Output buffer off)

(2) Pull-up resistor option register (PU0, PU2 to PU7)

This register is used to set whether to use an internal pull-up resistor at each port or not. A pull-up resistor is internally used at bits which are set to the input mode at a port where pull-up resistor use has been specified with PU0, PU2 to PU7. No pull-up resistors can be used to the bits set to the output mode, irrespective of the PU0 or PU2 to PU7 setting.

PU0 and PU2 to PU7 are set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets this register to 00H.

Cautions 1. The P10 and P17 pins do not incorporate a pull-up resistor.

2. When ports 4 and 6 pins are used as alternate function pins, a pull-up resistor cannot be used even if 1 is set in PUmn (m = 0, 2 to 7: n = 0 to 7).

3. Pins P30 to P33 (in μPD780024Y and 780034Y Subseries, P30 and P31 pins) can be used with pull-up resistor by mask option only for mask ROM version.

Figure 6-16. Pull-Up Resistor Option Register (PU0, PU2 to PU7) Format

Address: FF30H After Reset : 00H R/W

Symbol	7	6	5	4	3	2	1	0
PU0	0	0	0	0	PU03	PU02	PU01	PU00

Address: FF32H After Reset : 00H R/W

Symbol	7	6	5	4	3	2	1	0
PU2	0	0	PU25	PU24	PU23	PU22	PU21	PU20

Address: FF33H After Reset : 00H R/W

Symbol	7	6	5	4	3	2	1	0
PU3	0	PU36	PU35	PU34	0	0	0	0

Address: FF34H After Reset : 00H R/W

Symbol	7	6	5	4	3	2	1	0
PU4	PU47	PU46	PU45	PU44	PU43	PU42	PU41	PU40

Address: FF35H After Reset : 00H R/W

Symbol	7	6	5	4	3	2	1	0
PU5	PU57	PU56	PU55	PU54	PU53	PU52	PU51	PU50

Address: FF36H After Reset : 00H R/W

Symbol	7	6	5	4	3	2	1	0
PU6	PU67	PU66	PU65	PU64	0	0	0	0

Address: FF37H After Reset : 00H R/W

Symbol	7	6	5	4	3	2	1	0
PU7	0	0	PU75	PU74	PU73	PU72	PU71	PU70

PUmn	Pmn Pin Internal Pull-up Resistor Select (m = 0, 2 to 7: n = 0 to 7)
0	On-chip pull-up resistor not used
1	On-chip pull-up resistor used

6.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

6.4.1 Writing to input/output port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.

Once data is written to the output latch, it is retained until data is written to the output latch again.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is OFF, the pin status does not change.

Once data is written to the output latch, it is retained until data is written to the output latch again.

Caution **In the case of 1-bit memory manipulation instruction, although a single bit is manipulated the port is accessed as an 8-bit unit. Therefore, on a port with a mixture of input and output pins, the output latch contents for pins specified as input are undefined except for the manipulated bit.**

6.4.2 Reading from input/output port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

6.4.3 Operations on input/output port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

(2) Input mode

The output latch contents are undefined, but since the output buffer is OFF, the pin status does not change.

Caution **In the case of 1-bit memory manipulation instruction, although a single bit is manipulated, the port is accessed as an 8-bit unit. Therefore, on a port with a mixture of input and output pins, the output latch contents for pins specified as input are undefined, even for bits other than the manipulated bit.**

6.5 Selection of Mask Option

The following mask option is provided in the mask ROM version. The flash memory versions have no mask options.

Table 6-6. Comparison Between Mask ROM Version and Flash Memory Version

Pin Name	Mask ROM Version	Flash Memory Version
Mask option for pins P30 to P33**Note**	Bit-wise selectable on-chip pull-up resistors	No on-chip pull-up resistor

Note For μPD780024Y and 780034Y Subseries products, only the P30 and P31 pins can incorporate a pull-up resistor.

[MEMO]

7.1 Clock Generator Functions

The clock generator generates the clock to be supplied to the CPU and peripheral hardware. The following two types of system clock oscillators are available.

(1) Main system clock oscillator

This circuit oscillates at frequencies of 1 to 8.38 MHz. Oscillation can be stopped by executing the STOP instruction or setting the processor clock control register (PCC).

(2) Subsystem clock oscillator

The circuit oscillates at a frequency of 32.768 kHz. Oscillation cannot be stopped. If the subsystem clock oscillator is not used, the internal feedback resistor can be disabled by the processor clock control register (PCC). This enables to reduce the power dissipation in the STOP mode.

7.2 Clock Generator Configuration

The clock generator consists of the following hardware.

Table 7-1. Clock Generator Configuration

Item	Configuration
Control register	Processor clock control register (PCC)
Oscillator	Main system clock oscillator Subsystem clock oscillator

Figure 7-1. Clock Generator Block Diagram

7.3 Clock Generator Control Register

The clock generator is controlled by the processor clock control register (PCC).

The PCC sets whether to use CPU clock selection, the ratio of division, main system clock oscillator operation/stop and subsystem clock oscillator internal feedback resistor.

The PCC is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets the PCC to 04H.

Figure 7-2. Subsystem Clock Feedback Resistor

Figure 7-3. Processor Clock Control Register (PCC) Format

Address: FFFBH After Reset: 04H   R/W**Note 1**

Symbol	$\boxed{7}$	$\boxed{6}$	$\boxed{5}$	$\boxed{4}$	3	2	1	0
PCC	MCC	FRC	CLS	CSS	0	PCC2	PCC1	PCC0

MCC	Main system clock oscillation control **Note 2**
0	Oscillation possible
1	Oscillation stopped

FRC	Subsystem clock feedback resistor select
0	Internal feedback resistor used
1	Internal feedback resistor not used

CLS	CPU clock status
0	Main system clock
1	Subsystem clock

CSS	PCC2	PCC1	PCC0	CPU clock (f_{CPU}) select
0	0	0	0	f_X
	0	0	1	$f_X/2$
	0	1	0	$f_X/2^2$
	0	1	1	$f_X/2^3$
	1	0	0	$f_X/2^4$
1	0	0	0	$f_{XT}/2$
	0	0	1	
	0	1	0	
	0	1	1	
	1	0	0	
Other than above				Setting prohibited

Notes 1. Bit 5 is Read Only.

2. When the CPU is operating on the subsystem clock, MCC should be used to stop the main system clock oscillation. A STOP instruction should not be used.

Cautions 1. Bit 3 must be set to 0.

2. When the external clock is input, MCC should not be set.
This is because the X2 pin is connected to V_{DD1} via a pull-up resistor.

Remarks 1. f_X : Main system clock oscillation frequency

2. f_{XT} : Subsystem clock oscillation frequency

The fastest instructions of μPD780024, 780034, 780024Y, and 780034Y Subseries are carried out in 2 CPU clocks. The relationship of CPU clock (f_{CPU}) and minimum instruction execution time is shown in table 7-2.

Table 7-2 Relationship of CPU Clock and Min. Instruction Execution Time

CPU Clock (f_{CPU})	Min. Instruction Execution Time: $2/(f_{CPU})$
f_X	0.24 μs
f_X2	0.48 μs
f_X2^2	0.95 μs
f_X2^3	1.91 μs
f_X2^4	3.81 μs
$f_{XT}2$	122 μs

f_X = 8.38 MHz, f_{XT} = 32.768 kHz

f_X: Main system clock oscillation frequency

f_{XT}: Subsystem clock oscillation frequency

7.4 System Clock Oscillator

7.4.1 Main system clock oscillator

The main system clock oscillator oscillates with a crystal resonator or a ceramic resonator (standard: 8.38 MHz) connected to the X1 and X2 pins.

External clocks can be input to the main system clock oscillator. In this case, input a clock signal to the X1 pin and an inversed-phase clock signal to the X2 pin.

Figure 7-4 shows an external circuit of the main system clock oscillator.

Figure 7-4. External Circuit of Main System Clock Oscillator

(a) Crystal and ceramic oscillation　　　　**(b) External clock**

Caution　　**Do not execute the STOP instruction and do not set MCC [bit 7 of processor clock control register (PCC)] to 1 if an external clock is input. This is because when the STOP instruction or MCC is set to 1, the main system clock operation stops and the X2 pin is connected to V_{DD1} via a pull-up resistor.**

147

7.4.2 Subsystem clock oscillator

The subsystem clock oscillator oscillates with a crystal resonator (standard: 32.768 kHz) connected to the XT1 and XT2 pins.

External clocks can be input to the main system clock oscillator. In this case, input a clock signal to the XT1 pin and an inversed-phase clock signal to the XT2 pin.

Figure 7-5 shows an external circuit of the subsystem clock oscillator.

Figure 7-5. External Circuit of Subsystem Clock Oscillator

(a) Crystal oscillation

(b) External clock

Cautions are listed on the next page.

Cautions 1. When using the main system clock oscillator and a subsystem clock oscillator, carry out wiring in the broken line area in Figures 7-4 and 7-5 to prevent any effects from wiring capacitance.
- **Minimize the wiring length.**
- **Do not allow wiring to intersect with other signal lines. Do not route the wiring in the vicinity of a line through which a high-fluctuating current flows.**
- **Always keep the ground of the capacitor of the oscillation circuit at the same potential as V$_{SS1}$. Do not ground a capacitor to a ground pattern where high-current flows.**
- **Do not fetch signals from the oscillator.**

Take special note of the fact that the subsystem clock oscillator is a circuit with low-level amplification so that current consumption is maintained at low levels.
Figure 7-6 shows examples of incorrect oscillator connection.

Figure 7-6. Examples of Incorrect Oscillator Connection (1/2)

(a) Too long wiring

(b) Crossed signal line

Remark When using a subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Further, insert resistors in series on the side of XT2.

Figure 7-6. Examples of Incorrect Oscillator Connection (2/2)

(c) Wiring near high alternating current

(d) Current flowing through ground line of oscillator (potential at points A, B, and C fluctuates)

(e) Signals are fetched

Remark When using a subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert resistors in series on the XT2 side.

Cautions 2. When X2 and XT1 are wired in parallel, the cross-talk noise of X2 may increase with XT1, resulting in malfunctioning.
To prevent that from occurring, it is recommended to wire X2 and XT1 so that they are not in parallel, and to connect the IC pin between X2 and XT1 directly to V_{SS1}.

7.4.3 Scaler

The scaler divides the main system clock oscillator output (f_X) and generates various clocks.

7.4.4 When no subsystem clocks are used

If it is not necessary to use subsystem clocks for low power consumption operations and clock operations, connect the XT1 and XT2 pins as follows.

XT1 : Connect to V_{DD0}

XT2 : Open

In this state, however, some current may leak via the internal feedback resistor of the subsystem clock oscillator when the main system clock stops. To minimize leakage current, the above internal feedback resistor can be removed with bit 6 (FRC) of the processor clock control register (PCC). In this case also, connect the XT1 and XT2 pins as described above.

7.5 Clock Generator Operations

The clock generator generates the following various types of clocks and controls the CPU operating mode including the standby mode.

- Main system clock f_X
- Subsystem clock f_{XT}
- CPU clock f_{CPU}
- Clock to peripheral hardware

The following clock generator functions and operations are determined with the processor clock control register (PCC).

(a) Upon generation of $\overline{\text{RESET}}$ signal, the lowest speed mode of the main system clock (3.81 μs @ 8.38-MHz oscillation) is selected (PCC = 04H). Main system clock oscillation stops while low level is applied to $\overline{\text{RESET}}$ pin.

(b) With the main system clock selected, one of the five CPU clock types (0.24 μs. 0.48 μs, 0.95 μs, 1.91 μs, 3.81 μs, @ 8.38-MHz operation) can be selected by setting the PCC.

(c) With the main system clock selected, two standby modes, the STOP and HALT modes, are available. To reduce current consumption in the STOP mode, the subsystem clock feedback resistor can be disconnected to stop the subsystem clock.

(d) The PCC can be used to select the subsystem clock and to operate the system with low-current consumption (122 μs @ 32.768-kHz operation).

(e) With the subsystem clock selected, main system clock oscillation can be stopped with the PCC. The HALT mode can be used. However, the STOP mode cannot be used. (Subsystem clock oscillation cannot be stopped.)

(f) The main system clock is divided and supplied to the peripheral hardware. The subsystem clock is supplied to the watch timer and clock output functions only. Thus the watch function and the clock output function can also be continued in the standby state. However, since all other peripheral hardware operate with the main system clock, the peripheral hardware also stops if the main system clock is stopped. (Except external input clock operation)

7.5.1 Main system clock operations

When operated with the main system clock (with bit 5 (CLS) of the processor clock control register (PCC) set to 0), the following operations are carried out by PCC setting.

(a) Because the operation guarantee instruction execution speed depends on the power supply voltage, the minimum instruction execution time can be changed by bits 0 to 2 (PCC0 to PCC2) of the PCC.

(b) If bit 7 (MCC) of the PCC is set to 1 when operated with the main system clock, the main system clock oscillation does not stop. When bit 4 (CSS) of the PCC is set to 1 and the operation is switched to subsystem clock operation (CLS = 1) after that, the main system clock oscillation stops (see **Figure 7-7**).

Figure 7-7. Main System Clock Stop Function (1/2)

(a) Operation when MCC is set after setting CSS with main system clock operation

(b) Operation when MCC is set in case of main system clock operation

Figure 7-7. Main System Clock Stop Function (2/2)

(c) Operation when CSS is set after setting MCC with main system clock operation

7.5.2 Subsystem clock operations

When operated with the subsystem clock (with bit 5 (CLS) of the processor clock control register (PCC) set to 1), the following operations are carried out.

(a) The minimum instruction execution time remains constant (122 μs @ 32.768-kHz operation) irrespective of bits 0 to 2 (PCC0 to PCC2) of the PCC.

(b) Watchdog timer counting stops.

Caution   Do not execute the STOP instruction while the subsystem clock is in operation.

7.6 Changing System Clock and CPU Clock Settings

7.6.1 Time required for switchover between system clock and CPU clock

The system clock and CPU clock can be switched over by means of bits 0 to 2 (PCC0 to PCC2) and bit 4 (CSS) of the processor clock control register (PCC).

The actual switchover operation is not performed directly after writing to the PCC, but operation continues on the pre-switchover clock for several instructions (see **Table 7-3**).

Determination as to whether the system is operating on the main system clock or the subsystem clock is performed by bit 5 (CLS) of the PCC register.

Table 7-3. Maximum Time Required for CPU Clock Switchover

Set value before Switchover				Set value After Switchover																								
CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0	CSS	PCC2	PCC1	PCC0	
				0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	1	0	1	0	0	1	×	×	×	
0	0	0	0					16 instructions				16 instructions				16 instructions				16 instructions				$f_X/2f_{XT}$ instruction (77 instructions)				
	0	0	1	8 instructions								8 instructions				8 instructions				8 instructions				$f_X/4f_{XT}$ instruction (39 instructions)				
	0	1	0	4 instructions				4 instructions								4 instructions				4 instructions				$f_X/8f_{XT}$ instruction (20 instructions)				
	0	1	1	2 instructions				2 instructions				2 instructions								2 instructions				$f_X/16f_{XT}$ instruction (10 instructions)				
	1	0	0	1 instruction				1 instruction				1 instruction				1 instruction								$f_X/32f_{XT}$ instruction (5 instructions)				
1	×	×	×	1 instruction				1 instruction				1 instruction				1 instruction				1 instruction								

Remarks 1. One instruction is the minimum instruction execution time with the pre-switchover CPU clock.
2. Figures in parentheses are for operation with f_X = 8.38 MHz and f_{XT} = 32.768 kHz.

Caution   **Selection of the CPU clock cycle scaling factor (PCC0 to PCC2) and switchover from the main system clock to the subsystem clock (changing CSS from 0 to 1) should not be set simultaneously.**
Simultaneous setting is possible, however, for selection of the CPU clock cycle scaling factor (PCC0 to PCC2) and switch over from the subsystem clock to the main system clock (changing CSS from 1 to 0).

7.6.2 System clock and CPU clock switching procedure

This section describes switching procedure between the system clock and CPU clock.

Figure 7-8. System Clock and CPU Clock Switching

<1> The CPU is reset by setting the RESET signal to low level after power-on. After that, when reset is released by setting the RESET signal to high level, main system clock starts oscillation. At this time, oscillation stabilization time ($2^{17}/f_X$) is secured automatically.

After that, the CPU starts executing the instruction at the minimum speed of the main system clock (3.81 μs @ 8.38-MHz operation).

<2> After the lapse of a sufficient time for the V_{DD} voltage to increase to enable operation at maximum speeds, the PCC is rewritten and maximum-speed operation is carried out.

<3> Upon detection of a decrease of the V_{DD} voltage due to an interrupt request signal, the main system clock is switched to the subsystem clock (which must be in an oscillation stable state).

<4> Upon detection of V_{DD} voltage reset due to an interrupt, 0 is set to the MCC and oscillation of the main system clock is started. After the lapse of time required for stabilization of oscillation, the PCC is rewritten and the maximum-speed operation is resumed.

Caution   When subsystem clock is being operated while the main system clock is stopped, if switching to the main system clock is done again, be sure to switch after securing oscillation stabilization time by software.

CHAPTER 8 16-BIT TIMER/EVENT COUNTER

8.1 Outline of Timer Integrated in μPD780024, 780034, 780024Y, 780034Y Subseries

In this chapter, the 16-bit timer/event counter is described. The timers integrated in the μPD780024, 780034, 780024Y, and 780034Y Subseries are outlined below.

(1) 16-bit timer/event counter (TM0)
The TM0 can be used as an interval timer, pulse widths measurement (infrared ray remote control receive function), external event counter, square wave output of any frequency, or one-shot pulse output.

(2) 8-bit timer/event counter (TM5)
The TM5 can be used to serve as an interval timer, an external event counter, to output square wave output with any selected frequency, and PWM output. Two 8-bit timer/event counters can be used as one 16-bit timer/event counter (See **CHAPTER 9 8-BIT TIMER/EVENT COUNTER**).

(3) Watch timer (WT)
This timer can set a flag every 0.5 sec. or 0.25 sec. and simultaneously generate an interrupt request at the preset time intervals (See **CHAPTER 10 WATCH TIMER**).

(4) Watchdog timer (WDT)
The watchdog timer can also be used to generate a non-maskable interrupt request, maskable interrupt request, or $\overline{\text{RESET}}$ signal at the preset time intervals (See **CHAPTER 11 WATCHDOG TIMER**).

(5) Clock output/buzzer output control circuit (CKU)
The clock output circuit supplies other devices with the divided main system clock and the subsystem clock, and buzzer output supplies the buzzer frequency with the divided main system clock (See **CHAPTER 12 CLOCK OUTPUT/BUZZER OUTPUT CONTROL CIRCUITS**).

Table 8-1. Timer/Event Counter Operations

		16-bit Timer/ Event Counter	8-bit Timer/ Event Counter	Watch Timer	Watchdog Timer
Operation Mode	Interval timer	2 channels[Note3]	2 channels	1 channel[Note1]	1 channel[Note2]
	External event counter	√	√	–	–
Function	Timer output	√	√	–	–
	PWM output	–	√	–	–
	Pulse width measurement	√	–	–	–
	Square-wave output	√	√	–	–
	One-shot pulse output	√	–	–	–
	Interrupt request	√	√	√	√

Notes 1. The watch timer can perform both watch timer and interval timer functions at the same time.

2. WDTM can perform either the watchdog timer function or the interval timer function.

3. When capture/compare registers 00, 01 (CR00, CR01) are specified as compare registers.

8.2 16-Bit Timer/Event Counter Functions

The 16-bit timer/event counter has the following functions.

- Interval timer
- PPG output
- Pulse width measurement
- External event counter
- Square-wave output
- One-shot pulse output

Figure 8-1 shows 16-bit timer/event counter block diagram.

Figure 8-1. 16-Bit Timer/Event Counter Block Diagram

(1) Interval timer

TM0 generates interrupt request at the preset time interval.

(2) PPG output

TM0 can output a square wave whose frequency and output pulse can be set freely.

(3) Pulse width measurement

TM0 can measure the pulse width of an externally input signal.

(4) External event counter

TM0 can measure the number of pulses of an externally input signal.

(5) Square-wave output

TM0 can output a square wave with any selected frequency.

(6) One-shot pulse output

TM0 is able to output one-shot pulse which can set any width of output pulse.

8.3 16-Bit Timer/Event Counter Configuration

16-bit timer/event counter consists of the following hardware.

Table 8-2. 16-Bit Timer/Event Counter Configuration

Item	Configuration
Timer register	16 bits × 1 (TM0)
Register	Capture/compare register: 16 bits × 2 (CR00, CR01)
Timer output	1 (TO0)
Control register	16-bit timer mode control register (TMC0) Capture/compare control register 0 (CRC0) 16-bit timer output control register (TOC0) Prescaler mode register 0 (PRM0) Port mode register 7 (PM7)**Note**

Note See **Figure 6-14 P70 to P75 Configurations.**

(1) 16-bit timer register (TM0)

TM0 is a 16-bit read-only register that counts count pulses.

The counter is incremented in synchronization with the rising edge of an input clock. If the count value is read during operation, input of the count clock is temporarily stopped, and the count value at that point is read. The count value is reset to 0000H in the following cases:

<1> At $\overline{\text{RESET}}$ input
<2> If TMC03 and TMC02 are cleared
<3> If valid edge of TI00 is input in the clear & start mode by inputting valid edge of TI00
<4> If TM0 and CR00 coincide with each other in the clear & start mode on coincidence between TM0 and CR00
<5> If OSPT is set or if the valid edge of TI00 is input in the one-shot pulse output mode

(2) Capture/compare register 00(CR00)

CR00 is a 16-bit register which has the functions of both a capture register and a compare register. Whether it is used as a capture register or as a compare register is set by bit 0 (CRC00) of capture/compare control register 0.

* **When CR00 is used as a compare register**

  The value set in the CR00 is constantly compared with the 16-bit timer register (TM0) count value, and an interrupt request (INTTM00) is generated if they match. It can also be used as the register which holds the interval time then TM0 is set to interval timer operation, and as the register which sets the pulse width in the PWM operating mode.

* **When CR00 is used as a capture register**

  It is possible to select the valid edge of the TI00/TO0/P70 pin or the TI01/P71 pin as the capture trigger. Setting of the TI00 or TI01 valid edge is performed by means of prescaler mode register 0 (PRM0).

  If CR00 is specified as a capture register and capture trigger is specified to be the valid edge of the TI00/TO0/P70 pin, the situation is as shown in Table 8-3. On the other hand, when capture trigger is specified to be the valid edge of the TI01/P71 pin, the situation is as shown in Table 8-4.

Table 8-3. TI00/TO0/P70 Pin Valid Edge and Capture/Compare Register Capture Trigger

ES01	ES00	TI00/TO0/P70 Pin Valid Edge	CR00 Capture Trigger
0	0	Falling edge	Rising edge
0	1	Rising edge	Falling edge
1	0	Setting prohibited	Setting prohibited
1	1	Both rising and falling edges	No capture operation

Table 8-4. TI01/P71 Pin Valid Edge and Capture/Compare Register Capture Trigger

ES11	ES10	TI01/P71 Pin Valid Edge	CR00 Capture Trigger
0	0	Falling edge	Falling edge
0	1	Rising edge	Rising edge
1	0	Setting prohibited	Setting prohibited
1	1	Both rising and falling edges	Both rising and falling edges

CR00 is set by a 16-bit memory manipulation instruction.

After $\overline{\text{RESET}}$ input, the value of CR00 is undefined.

★ **Cautions 1. Set a value other than 0000H in CR00. This means 1-pulse count operation cannot be performed when CR00 is used as an event counter. However, in the free-running mode and in the clear mode using the valid edge of TI00, if 0000H is set to CR00, an interrupt request (INTTM00) is generated following overflow (FFFFH).**

★ **2. When P70 is used as the valid edge of TI00, it cannot be used as timer output (TO0). Moreover, when P70 is used as TO0, it cannot be used as the valid edge of TI00.**

(3) Capture/compare register 01 (CR01)

CR01 is a 16-bit register which has the functions of both a capture register and a compare register. Whether it is used as a capture register or a compare register is set by bit 2 (CRC02) of capture/compare control register 0.

- **When CR01 is used as a compare register** The value set in the CR01 is constantly compared with the 16-bit timer register (TM0) count value, and an interrupt request (INTTM01) is generated if they match.

- **When CR01 is used as a capture register** It is possible to select the valid edge of the TI00/TO0/P70 pin as the capture trigger. The TI00/TO0/P70 valid edge is set by means of prescaler mode register 0 (PRM0).

CR01 is set with a 16-bit memory manipulation instruction.
After $\overline{\text{RESET}}$ input, the value of CR01 is undefined.

★ **Caution** **Set other than 0000H to CR01. This means 1-pulse count operation cannot be performed when CR01 is used as the event counter. However, in the free-running mode and in the clear mode using the valid edge of TI01, if 0000H is set to CR01, an interrupt request (INTTM01) is generated following overflow (FFFFH).**

8.4 Registers to Control 16-Bit Timer/Event Counter

The following five types of registers are used to control the 16-bit timer/event counter.

- 16-bit timer mode control register (TMC0)
- Capture/compare control register (CRC0)
- 16-bit timer output control register 0 (TOC0)
- Prescaler mode register 0 (PRM0)
- Port mode register 7 (PM7)

(1) 16-bit timer mode control register (TMC0)

This register sets the 16-bit timer operating mode, the 16-bit timer register clear mode, and output timing, and detects an overflow.
TMC0 is set with a 1-bit or 8-bit memory manipulation instruction.
$\overline{\text{RESET}}$ input sets TMC0 value to 00H.

Caution **The 16-bit timer register starts operation at the moment a value other than 0, 0 (operation stop mode) is set in TMC02 to TMC03, respectively. Set 0, 0 in TMC02 to TMC03 to stop the operation.**

★   **Figure 8-2. 16-Bit Timer Mode Control Register (TMC0) Format**

Address FF60H   After Reset: 00H   R/W

Symbol	7	6	5	4	3	2	1	0
TMC0	0	0	0	0	TMC03	TMC02	TMC01	OVF0

TMC03	TMC02	TMC01	Operating Mode and Clear Mode Selection	TO0 output timing selection	Interrupt request generation
0	0	0	Operation stop (TM0 cleared to 0)	No change	Not generated
0	0	1			
0	1	0	Free running mode	Match between TM0 and CR00 or match between TM0 and CR01	Generated on match between TM0 and CR00, or match between TM0 and CR01
0	1	1		Match between TM0 and CR00, match between TM0 and CR01 or TI00 valid edge	
1	0	0	Clear & start on TI00 valid edge	—	
1	0	1			
1	1	0	Clear & start on match between TM0 and CR00	Match between TM0 and CR00 or match between TM0 and CR01	
1	1	1		Match between TM0 and CR00, match between TM0 and CR01 or TI00 valid edge	

OVF0	16-bit Timer Register Overflow Detection
0	Overflow not detected
1	Overflow detected

Cautions 1. Timer operation must be stopped before writing to bits other than the OVF0 flag.
2. Set the valid edge of the TI00/TO0/P70 pin with prescaler mode register 0 (PRM0).
3. If clear & start mode on match between TM0 and CR00 is selected, when the set value of CR00 is FFFFH and the TM0 value changes from FFFFH to 0000H, OVF0 flag is set to 1.

Remarks 1. TO0   : 16-bit timer/event counter output pin
2. TI00 : 16-bit timer/event counter input pin
3. TM0   : 16-bit timer register
4. CR00 : Compare register 00
5. CR01 : Compare register 01

163

(2) Capture/compare control register 0 (CRC0)

This register controls the operation of the capture/compare registers (CR00, CR01).

CRC0 is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets CRC0 value to 04H.

Figure 8-3. Capture/Compare Control Register 0 (CRC0) Format

Address: FF62H   After Reset: 04H   R/W

Symbol	7	6	5	4	3	2	1	0
CRC0	0	0	0	0	0	CRC02	CRC01	CRC00

CRC02	CR01 Operating Mode Selection
0	Operates as compare register
1	Operates as capture register

CRC01	CR00 Capture Trigger Selection
0	Captures on valid edge of TI01n
1	Captures on valid edge of TI00n by reverse phase

CRC00	CR00n Operating Mode Selection
0	Operates as compare register
1	Operates as capture register

Cautions 1. Timer operation must be stopped before setting CRC0.

2. When clear & start mode on a match between TM0 and CR00 is selected with the 16-bit timer mode control register (TMC0), CR00 should not be specified as a capture register.

★ **3. If both the rising and falling edges have been selected as the valid edges of TI00, capture is not performed.**

(3) 16-bit timer output control register (TOC0)

This register controls the operation of the 16-bit timer/event counter output control circuit. It sets R-S type flip-flop (LV0) setting/resetting, output inversion enabling/disabling, 16-bit timer/event counter timer output enabling/disabling, one-shot pulse output operation enabling/disabling, and output trigger for a one-shot pulse by software.

TOC0 is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets TOC0 value to 00H.

Figure 8-4 shows the TOC0 format.

Figure 8-4. 16-Bit Timer Output Control Register L (TOC0) Format

Address: FF63H   After Reset: 00H   R/W

Symbol	7	6	5	4	3	2	1	0
TOC0	0	OSPT	OSPE	TOC04	LVS0	LVR0	TOC01	TOE0

OSPT	Control of One-Shot Pulse Output Trigger by Software
0	One-shot pulse trigger not used
1	One-shot pulse trigger used

OSPE	One-Shot Pulse Output Control
0	Continuous pulse output
1	One-shot pulse output**Note**

TOC04	Timer Output F/F Control by Match of CR01 and TM0
0	Inversion operation disabled
1	Inversion operation enabled

LVS0	LVR0	16-bit Timer/Event Counter Timer Output F/F Status Setting
0	0	No change
0	1	Timer output F/F reset (0)
1	0	Timer output F/F set (1)
1	1	Setting prohibited

TOC01	Timer Output F/F Control by Match of CR00 and TM0
0	Inversion operation disabled
1	Inversion operation enabled

TOE0	16-bit Timer/Event Counter Output Control
0	Output disabled (Output set to level 0)
1	Output enabled

★ **Note** One-shot pulse output operates normally only in the free-running mode.

Cautions 1. Timer operation must be stopped before setting TOC0.

2. If LVS0 and LVR0 are read after data is set, they will be 0.

3. OSPT is cleared automatically after data setting, and will therefore be 0 if read.

(4) Prescaler mode register 0 (PRM0)

This register is used to set 16-bit timer (TM0) count clock and TI00, TI01 input valid edges.

PRM0 is set with an 8-bit memory manipulation instruction.

RESET input sets PRM0 value to 00H.

Figure 8-5. Prescaler Mode Register 0 (PRM0) Format

Address: FF61H   After Reset: 00H   R/W

Symbol	7	6	5	4	3	2	1	0
PRM0	ES11	ES10	ES01	ES00	0	0	PRM01	PRM00

ES11	ES10	TI01 Valid Edge Selection
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both falling and rising edges

ES01	ES00	TI00 Valid Edge Selection
0	0	Falling edge
0	1	Rising edge
1	0	Setting prohibited
1	1	Both falling and rising edges

PRM01	PRM00	Count Clock Selection
0	0	f_X (8.38 MHz)
0	1	$f_X/2^2$ (2.09 MHz)
1	0	$f_X/2^6$ (131 kHz)
1	1	TI00 valid edge

Cautions 1. If the valid edge of TI00 is to be set to the count clock, do not set the clear/start mode and the capture trigger at the valid edge of TI00.
Moreover, do not use the P70/TI00/TO0 pins as timer outputs (TO0).
★ **2. Always set data to PRM0 after stopping the timer operation.**
★ **3. If the TI00 or TI01 pin is high level immediately after system reset, the rising edge is immediately detected after the rising edge or both the rising and falling edges are set as the valid edge(s) of the TI00 pin or TI01 pin to enable the operation of the 16-bit timer (TM0). Please be careful when pulling up the TI00 pin or the TI01 pin. However, when re-enabling operation after the operation has been stopped once, the rising edge is not detected.**

Remarks 1. f_X: Main system clock oscillation frequency
2. TI00, TI01: 16-bit timer/event counter input pin
3. Figures in parentheses are for operation with f_X = 8.38 MHz.

(5) Port mode register 7 (PM7)

This register sets port 7 input/output in 1-bit units.

When using the P70/TO0/TI00 pin for timer output, set PM70 and the output latch of P70 to 0.

PM7 is set with a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets PM7 value to FFH.

Figure 8-6. Port Mode Register 7 (PM7) Format

Address: FF27H   After Reset: FFH   R/W

Symbol	7	6	5	4	3	2	1	0
PM7	1	1	PM75	PM74	PM73	PM72	PM71	PM70

PM7n	P7n pin input/output mode selection (n = 0 to 5)
0	Output mode (output buffer ON)
1	Input mode (output buffer OFF)

8.5 16-Bit Timer/Event Counter Operations

8.5.1 Interval timer operations

Setting the 16-bit timer mode control register (TMC0) and capture/compare control register 0 (CRC0) as shown in Figure 8-7 allows operation as an interval timer. Interrupt request is generated repeatedly using the count value set in 16-bit capture/compare register 00 (CR00) beforehand as the interval.

When the count value of the 16-bit timer register (TM0) matches the value set to CR00, counting continues with the TM0 value cleared to 0 and the interrupt request signal (INTTM00) is generated.

Count clock of the 16-bit timer/event counter can be selected with bits 0 to 1 (PRM00, PRM01) of the prescaler mode register 0 (PRM0).

See **8.6 16-Bit Timer/Event Counter Operating Precautions (2) 16-bit Compare-Register Setting** about the operation when the compare register value is changed during timer count operation.

Figure 8-7. Control Register Settings for Interval Timer Operation

(a) 16-bit timer mode control register (TMC0)

TMC03 TMC02 TMC01 OVF0

TMC0	0	0	0	0	1	1	0/1	0

Clears and starts on coincidence between TM0 and CR00.

(b) Capture/compare control register 0 (CRC0)

CRC02 CRC01 CRC00

CRC0	0	0	0	0	0	0/1	0/1	0

CR00 as compare register

Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with the interval timer. See Figures 8-2 and 8-3.

Figure 8-8. Interval Timer Configuration Diagram

Figure 8-9. Timing of Interval Timer Operation

Remark   Interval time = $(N + 1) \times t$: N = 00H to FFH

8.5.2 PPG output operations

Setting the 16-bit timer mode control register (TMC0) and capture/compare control register 0 (CRC0) as shown in Figure 8-10 allows operation as PPG (Programmable Pulse Generator) output.

In the PPG output operation, square waves are output from the TO0/TI00/P70 pin with the pulse width and the cycle that correspond to the count values set beforehand in 16-bit capture/compare register 01 (CR01) and in 16-bit capture/compare register 00 (CR00), respectively.

Figure 8-10. Control Register Settings for PPG Output Operation

(a) 16-bit timer mode control register (TMC0)

```
                              TMC03 TMC02 TMC01 OVF0
TMC0 │ 0 │ 0 │ 0 │ 0 │ 1 │ 1 │ 0 │ 0 │
                         └───┬───┘
                             └─────────── Clears and starts on coincidence between TM0 and CR00.
```

(b) Capture/compare control register 0 (CRC0)

```
                              CRC02 CRC01 CRC00
CRC0 │ 0 │ 0 │ 0 │ 0 │ 0 │ 0 │ × │ 0 │
                                  │   └───── CR00 as compare register
                                  └───────── CR01 as compare register
```

(c) 16-bit timer output control register (TOC0)

```
        OSPT OSPE TOC04 LVS0 LVR0 TOC01 TOE0
TOC0 │ 0 │ 0 │ 0 │ 1 │ 0/1 │ 0/1 │ 1 │ 1 │
                                       └───── Enables TO0 output
                                   └───────── Reverses output on coincidence between TM0 and CR00
                             └─────────────── Specifies initial value of TO0 output F/F
                     └───────────────────── Reverse output on coincidence between TM0 and CR01
             └─────────────────────────────── Disables one-shot pulse output
```

Cautions 1. Values in the following range should be set in CR00 and CR01:
0000H < CR01 < CR00 ≤ FFFFH

★ **2. The cycle of the pulse generated through PPG output (CR00 setting value + 1) has a duty of (CR01 setting value + 1)/(CR00 setting value + 1).**

Remark × : don't care

8.5.3 Pulse width measurement operations

It is possible to measure the pulse width of the signals input to the TI00/TO0/P70 pin and TI01/P71 pin using the 16-bit timer register (TM0).

There are two measurement methods: measuring with TM0 used in free-running mode, and measuring by restarting the timer in synchronization with the edge of the signal input to the TI00/TO0/P70 pin.

(1) Pulse width measurement with free-running counter and one capture register

When the 16-bit timer register (TM0) is operated in free-running mode (see register settings in Figure 8-11), and the edge specified by prescaler mode register 0 (PRM0) is input to the TI00/TO0/P70 pin, the value of TM0 is taken into 16-bit capture/compare register 01 (CR01) and an external interrupt request signal (INTTM01) is set. Any of three edge can be selected—rising, falling, or both edges—specified by means of bits 6 and 7 (ES10 and ES11) of PRM0.

For valid edge detection, sampling is performed at the count clock selected by PRM0), and a capture operation is only performed when a valid level is detected twice, thus eliminating noise with a short pulse width.

Figure 8-11. Control Register Settings for Pulse Width Measurement with Free-Running Counter and One Capture Register

(a) 16-bit timer mode control register (TMC0)

TMC03 TMC02 TMC01 OVF0

| TMC0 | 0 | 0 | 0 | 0 | 0 | 1 | 0/1 | 0 |

Free running mode

(b) Capture/compare control register 0 (CRC0)

CRC02 CRC01 CRC00

| CRC0 | 0 | 0 | 0 | 0 | 0 | 1 | 0/1 | 0 |

CR00 as compare register

CR01 as capture register

Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See Figures 8-2 and 8-3.

171

Figure 8-12. Configuration Diagram for Pulse Width Measurement by Free-Running Counter

★   **Figure 8-13. Timing of Pulse Width Measurement Operation by Free-Running Counter
and One Capture Register (with Both Edges Specified)**

(2) Measurement of two pulse widths with free-running counter

When the 16-bit timer register (TM0) is operated in free-running mode (see register settings in **Figure 8-14**), it is possible to simultaneously measure the pulse widths of the two signals input to the TI00/TO0/P70 pin and the TI01/P71 pin.

When the edge specified by bits 4 and 5 (ES00 and ES01) of prescaler mode register 0 (PRM0) is input to the TI00/TO0/P70 pin, the value of TM0 is taken into 16-bit capture/compare register 01 (CR01) and an external interrupt request signal (INTTM01) is set.

Also, when the edge specified by bits 6 and 7 (ES10 and ES11) of PRM0 is input to the TI01/P71 pin, the value of TM0 is taken into 16-bit capture/compare register 00 (CR00) and an external interrupt request signal (INTTM00) is set.

Any of three edge can be selected—rising, falling, or both edges—as the valid edges for the TI00/TO0/P70 pin and the TI01/P71 pin specified by means of bits 4 and 5 (ES00 and ES01) and bits 6 and 7 (ES10 and ES11) of INTM0, respectively.

For TI00/TO0/P70 pin valid edge detection, sampling is performed at the interval selected by means of the prescaler mode register 0 (PRM0), and a capture operation is only performed when a valid level is detected twice, thus eliminating noise with a short pulse width.

Figure 8-14. Control Register Settings for Measurement of Two Pulse Widths with Free-Running Counter

(a) 16-bit timer mode control register (TMC0)

(b) Capture/compare control register 0 (CRC0)

Remark 0/1: When these bits are reset to 0 or set to 1, the other functions can be used along with the pulse width measurement function. For details, see Figures 8-2 and 8-3.

- **Capture operation (Free-Running mode)**

  Capture register operation in capture trigger input is shown.

★ **Figure 8-15. Capture Operation with Rising Edge Specified**

★ **Figure 8-16. Timing of Pulse Width Measurement Operation with Free-Running Counter (with Both Edges Specified)**

(3) Pulse width measurement with free-running counter and two capture registers

When the 16-bit timer register (TM0) is operated in free-running mode (see register settings in **Figure 8-17**), it is possible to measure the pulse width of the signal input to the TI00//TO0/P70 pin.

When the edge specified by bits 4 and 5 (ES00 and ES01) of prescaler mode register 0 (PRM0) is input to the TI00/TO0/P70 pin, the value of TM0 is taken into 16-bit capture/compare register 01 (CR01) and an external interrupt request signal (INTTM01) is set.

Also, on the inverse edge input of that of the capture operation into CR01, the value of TM0 is taken into 16-bit capture/compare register 00 (CR00).

Either of two edge can be selected—rising or falling—as the valid edges for the TI00/TO0/P70 pin specified by means of bits 4 and 5 (ES00 and ES01) of prescaler mode register 0 (PRM0).

For TI00/TO0/P70 pin valid edge detection, sampling is performed at the interval selected by means of the prescaler mode register (PRM0), and a capture operation is only performed when a valid level is detected twice, thus eliminating noise with a short pulse width.

Caution   **If the valid edge of TI00/TO0/P70 is specified to be both rising and falling edge, capture/compare register 00 (CR00) cannot perform the capture operation.**

Figure 8-17. Control Register Settings for Pulse Width Measurement with Free-Running Counter and Two Capture Registers

(a) 16-bit timer mode control register (TMC0)

```
                              TMC03 TMC02 TMC01 OVF0
TMC0 │  0  │  0  │  0  │  0  │  0  │  1  │ 0/1 │  0  │
                               └──────┼──────┘
                                      └──────────── Free running mode
```

(b) Capture/compare control register 0 (CRC0)

```
                              CRC02 CRC01 CRC00
CRC0 │  0  │  0  │  0  │  0  │  0  │  1  │  1  │  1  │
                                              └────── CR00 as capture register
                                       └───────────── Captures to CR00 at edge reverse
                                                      to valid edge of TI00/TO0/P70.
                                └──────────────────── CR01 as capture register
```

Remark   0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See the description of the respective control registers for details.

★   **Figure 8-18.   Timing of Pulse Width Measurement Operation by Free-Running Counter
and Two Capture Registers (with Rising Edge Specified)**

(4) Pulse width measurement by means of restart

When input of a valid edge to the TI00/TO0/P70 pin is detected, the count value of the 16-bit timer register (TM0) is taken into 16-bit capture/compare register 01 (CR01), and then the pulse width of the signal input to the TI00/TO0/P70 pin is measured by clearing TM0 and restarting the count (see register settings in Figure 8-19).

The edge specification can be selected from two types, rising and falling edges by bits 4 and 5 (ES00 and ES01) of the prescaler mode resister 0 (PRM0)

In a valid edge detection, the sampling is performed by a cycle selected by the prescaler mode resistor 0 (PRM0) and a capture operation is only performed when a valid level is detected twice, thus eliminating noise with a short pulse width.

**Caution   If the valid edge of TI00/TO0/P70 is specified to be both rising and falling edges, the 16-bit
capture/compare register 00 (CR00) cannot perform the capture operation.**

Figure 8-19. Control Register Settings for Pulse Width Measurement by Means of Restart

(a) 16-bit timer mode control register (TMC0)

TMC03 TMC02 TMC01 OVF0

TMC0	0	0	0	0	1	0	0/1	0

Clears and starts at valid edge of TI00/TO0/P70 pin.

(b) Capture/compare control register 0 (CRC0)

CRC02 CRC01 CRC00

CRC0	0	0	0	0	0	1	1	1

CR00 as capture register

Captures to CR00 at edge reverse to valid edge of TI00/TO0/P70.

CR01 as capture register

Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with pulse width measurement. See Figures 8-2 and 8-3.

★ **Figure 8-20. Timing of Pulse Width Measurement Operation by Means of Restart (with Rising Edge Specified)**

177

8.5.4 External event counter operation

The external event counter counts the number of external clock pulses to be input to the TI00/TO0/P70 pin with the 16-bit timer register (TM0).

TM0 is incremented each time the valid edge specified with the prescaler mode register 0 (PRM0) is input.

When the TM0 counted value matches the 16-bit capture/compare register 00 (CR00) value, TM0 is cleared to 0 and the interrupt request signal (INTTM00) is generated.

Input the value except 0000H to CR00. (Count operation with a pulse cannot be carried out.)

The rising edge, the falling edge, or both edges can be selected with bits 4 and 5 (ES00 and ES01) of prescaler mode register 0 (PRM0).

Because operation is carried out only after the valid edge is detected twice by sampling at the interval selected with the prescaler mode register 0 (PRM0), noise with short pulse widths can be removed.

★ **Caution   When used as an external event counter, the P70/TI00/TO0 pin cannot be used as timer output (TO0).**

Figure 8-21. Control Register Settings in External Event Counter Mode

(a) 16-bit timer mode control register (TMC0)

(b) Capture/compare control register 0 (CRC0)

Remark   0/1: Setting 0 or 1 allows another function to be used simultaneously with the external event counter.
See Figures 8-2 and 8-3.

Figure 8-22. External Event Counter Configuration Diagram

Figure 8-23. External Event Counter Operation Timings (with Rising Edge Specified)

Caution   When reading the external event counter count value, TM0 should be read.

8.5.5 Square-wave output operation

A square wave with any selected frequency to be output at intervals of the count value preset to the 16-bit capture/compare register 00 (CR00) operates.

The TO0 pin output status is reversed at intervals of the count value preset to CR00 by setting bit 0 (TOE0) and bit 1 (TOC01) of the 16-bit timer output control register TOC0 to 1. This enables a square wave with any selected frequency to be output.

Figure 8-24. Control Register Settings in Square-Wave Output Mode

(a) 16-bit timer mode control register (TMC0)

				TMC03	TMC02	TMC01	OVF0
TMC0	0	0	0	0	1	1	0/1	0

Clears and starts on coincidence between TM0 and CR00.

(b) Capture/compare control register 0 (CRC0)

					CRC02	CRC01	CRC00
CRC0	0	0	0	0	0	0/1	0/1	0

CR00 as compare register

(c) 16-bit timer output control register (TOC0)

	OSPT	OSPE	TOC04	LVS0	LVR0	TOC01	TOE0
TOC0	0	0	0	0	0/1	0/1	1	1

Enables TO0 output.

Reverses output on coincidence between TM0 and CR00.

Specifies initial value of TO0 output F/F.

Does not reverse output on coincidence between TM0 and CR01.

Disables one-shot pulse output.

Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with square-wave output. See Figures 8-2, 8-3, and 8-4.

Figure 8-25. Square-Wave Output Operation Timing

★ **8.5.6 One-shot pulse output operation**

It is possible to output one-shot pulses by software trigger.

If the 16-bit timer mode control register (TMC0), capture/compare control register 0 (CRC0), and the 16-bit timer output control register (TOC0) are set as shown in Figure 8-26, and 1 is set in bit 6 (OSPT) of TOC0 by software, a one-shot pulse is output from the TO0/TI00/P70 pin.

By setting 1 in OSPT, the 16-bit timer/event counter is cleared and started, and output is activated by the count value set beforehand in 16-bit capture/compare register 01 (CR01). Thereafter, output is inactivated by the count value set beforehand in 16-bit capture/compare register 00 (CR00).

TM0 continues to operate after one-shot pulse is output. To stop TM0, 00H must be set to TMC0.

Caution **When outputting one-shot pulse, do not set 1 in OSPT. When outputting one-shot pulse again, do so after the INTTM00, or interrupt match signal with CR00, is generated.**

Figure 8-26. Control Register Settings for One-Shot Pulse Output Operation Using Software Trigger

(a) 16-bit timer mode control register (TMC0)

				TMC03	TMC02	TMC01	OVF0
TMC0	0	0	0	0	0	1	0/1	0

Free-running mode

(b) Capture/compare control register 0 (CRC0)

					CRC02	CRC01	CRC00
CRC0	0	0	0	0	0	0	0/1	0

CR00 as compare register

CR01 as compare register

(c) 16-bit timer output control register (TOC0)

	OSPT	OSPE	TOC04	LVS0	LVR0	TOC01	TOE0
TOC0	0	0	1	1	0/1	0/1	1	1

Enables TO0 output.

Reverses output on coincidence between TM0 and CR00.

Specifies initial value of TO0 output F/F.

Reverses output on coincidence between TM0 and CR01.

Sets one-shot pulse output mode.

Set to 1 for output.

Caution   Values in the following range should be set in CR00 and CR01.
0000H < CR01 < CR00 ≤ FFFFH

Remark 0/1: Setting 0 or 1 allows another function to be used simultaneously with one-shot pulse output.   See Figures 8-2, 8-3, and 8-4.

Figure 8-27. Timing of One-Shot Pulse Output Operation Using Software Trigger

Caution   The 16-bit timer register starts operation at the moment a value other than 0, 0 (operation stop mode) is set to TMC02 and TMC03, respectively.

8.6 16-Bit Timer/Event Counter Operating Precautions

(1) Timer start errors

An error with a maximum of one clock may occur concerning the time required for a match signal to be generated after timer start. This is because the 16-bit timer register (TM0) is started asynchronously with the count pulse.

Figure 8-28. 16-Bit Timer Register Start Timing

(2) 16-Bit Compare Register Setting

Set other than 0000H to 16-bit capture/compare registers 00, 01 (CR00, CR01). This means 1-pulse count operation cannot be performed when it is used as the event counter.

(3) Operation after compare register change during timer count operation

If the value after the 16-bit capture/compare register 00 (CR00) is changed is smaller than that of the 16-bit timer register (TM0), TM0 continues counting, overflows and then restarts counting from 0. Thus, if the value (M) after CR00 change is smaller than that (N) before change, it is necessary to restart the timer after changing CR00.

Figure 8-29. Timings After Change of Compare Register During Timer Count Operation

Remark N > X > M

(4) Capture register data retention timings

If the valid edge of the TI00/TO0/P70 pin is input during 16-bit capture/compare register 01 (CR01) read, CR01 holds data without carrying out capture operation. However, the interrupt request flag (TMIF01) is set upon detection of the valid edge.

Figure 8-30. Capture Register Data Retention Timing

(5) Valid edge setting

Set the valid edge of the TI00/TO0/P70 pin after setting bits 2 and 3 (TMC02 and TMC03) of the 16-bit timer mode control register to 0, 0, respectively, and then stopping timer operation. Valid edge is set with bits 4 and 5 (ES00 and ES01) of the prescaler mode register 0 (PRM0).

(6) Re-trigger of one-shot pulse

When outputting one-shot pulse, do not set 1 in OSPT. When outputting one-shot pulse again, output it after the INTTM00, or interrupt request match signal with CR00, is generated.

(7) Operation of OVF0 flag

<1> OFV0 flag is set to 1 in the following case.

The clear & start mode on match between TM0 and CR00 is selected.
↓
CR00 is set to FFFFH.
↓
When TM0 is counted up from FFFFH to 0000H.

Figure 8-31. Operation Timing of OVF0 Flag

★ <2> Even if the OVF0 flag is cleared before the next count clock (before TM0 becomes 0001H) after the occurrence of TM0 overflow, the OVF0 flag is reset newly and clear is disabled.

(8) Contending Operations

(a) The contending operation between the read time of 16-bit capture/compare register (CR00/CR01) and capture trigger input (CR00/CR01 used as capture/register)
Capture/trigger input is prior to the other. The data read from CR00/CR01 is not defined.

(b) The coincidence timing of contending operation between the write period of 16-bit capture/compare register (CR00/CR01) and 16-bit timer register (TM0) (CR00/CR01 used as a compare register)
The coincidence discriminant is not performed normally. Do not write any data to CR00/CR01 near the coincidence timing.

★ **(9) Timer operation**
<1> Even if the 16-bit timer register (TM0) is read, the value is not captured by 16-bit capture/compare register 01 (CR01).
<2> Regardless of the CPU's operation mode, when the timer stops, the external interrupt request input noise is not eliminated.
<3> One-shot pulse output operates normally only the free-running mode. In the clear & start mode by TM0 and CR00 match , no overflow occurs, and therefore one-shot pulse output is not possible.

★ **(10) Capture operation**
If TI00 is specified as the valid edge of the count clock, capture operation by the capture register specified as the trigger for TI00 is not possible.

★   **(11) Compare operation**

        <1> When the 16-bit capture/compare register (CR00/CR01) is overwritten during timer operation, match interrupt may be generated or clear operation may not be performed normally if that value is close to the timer value and larger than the timer value.

        <2> Capture operation may not be performed for CR00/CR01 set in compare mode even if a capture trigger has been input.

★   **(12) Edge detection**

        If the TI00 pin or the TI01 pin is high level immediately after system reset and rising edge or both the rising and falling edges are specified as the valid edge for the TI00 pin or TI01 pin to enable the 16-bit timer (TM0) operation, a rising edge is detected immediately after. Be careful when pulling up the TI00 pin or the TI01 pin. However, the rising edge is not detected at restart after the operation has been stopped once.

[MEMO]

CHAPTER 9 8-BIT TIMER/EVENT COUNTER

9.1 8-Bit Timer/Event Counter Functions

8-bit timer/event counter (TM50, TM51) has the following two modes.

- Mode using 8-bit timer/event counters alone (individual mode)
- Mode using the cascade connection (16-bit resolution: cascade connection mode)

These two modes are described next.

(1) Mode using 8-bit timer/event counters alone (individual mode)
The timer operates as an 8-bit timer/event counter.
It has the following functions.

- Interval timer
- External event counter
- Square wave output
- PWM output

(2) Mode using the cascade connection (16-bit resolution: cascade connection mode)
The timer operates as a 16-bit timer/event counter by connecting in cascade.
It has the following functions.

- Interval timer with 16-bit resolution
- External event counter with 16-bit resolution
- Square wave output with 16-bit resolution

Figures 9-1 and 9-2 show 8-bit timer/event counter block diagrams.

Figure 9-1. 8-Bit Timer/Event Counter 50 Block Diagram

Figure 9-2. 8-Bit Timer/Event Counter 51 Block Diagram

9.2 8-Bit Timer/Event Counter Configurations

8-bit timer/event counter consists of the following hardware.

Table 9-1. 8-Bit Timer/Event Counter Configurations

Item	Configuration
Timer register	8-bit counter 5n (TM5n)
Register	8-bit compare register 5n (CR5n)
Timer output	2 (TO5n)
Control register	Timer clock select register 5n (TCL5n) 8-bit timer mode control register 5n (TMC5n) Port mode register 7 (PM7)**Note**

Note See **Figure 6-14 P70 to P75 Configurations.**

Remark n = 0, 1

(1) 8-bit counter 5n (TM5n: n = 0,1)

TM5n is an 8-bit read-only register which counts the count pulses.

When count clock starts, a counter is incremented. TM50 and TM51 can be connected in cascade and used as a 16-bit timer.

When TM50 and TM51 can be connected in cascade and used as a 16-bit timer, they can be read by a 16-bit memory operation instruction. However, since they are connected by an internal 8-bit bus, TM50 and TM51 are read separately in two times. Thus, take read during count change into consideration and compare them in two times reading. When count value is read during operation, count clock input is temporary stopped, and then the count value is read. In the following situations, count value is set to 00H.

<1> $\overline{\text{RESET}}$ input

<2> When TCE5n is cleared

<3> When TM5n and CR5n match in clear & start mode if this mode was entered upon match of TM5n and CR5n values.

Caution In cascade connection mode, the count value is reset to 00H when the lowest timer TCE5n is cleared.

Remark n = 0, 1

(2) 8-bit compare register 5n (CR5n: n = 0, 1)

When CR5n is used as a compare resistor, the value set in CR5n is constantly compared with the 8-bit counter (TM5n) count value, and an interrupt request (INTTM5n) is generated if they match. (Except PWM mode).

It is possible to rewrite the value of CR5n within 00H to FFH during count operation.

When TM50 and TM51 can be connected in cascade and used as a 16-bit timer, CR50 and CR51 operate as the 16-bit compare register. It compares count value with register value, and if the values are matched, interrupt request (INTTM50) are generated. INTTM51 interrupt request is also generated at this time. Thus, when TM50 and TM51 are used as cascade connection, mask INTTM51 interrupt request.

Caution In cascade connection mode, stop the timer operation before setting the data.

Remark n = 0, 1

9.3 Registers to Control 8-Bit Timer/Event Counter

The following three types of registers are used to control 8-bit timer/event counters.

- Timer clock select register 5n (TCL5n)
- 8-bit timer mode control register 5n (TMC5n)
- Port mode register 7 (PM7)

n = 0, 1

(1) Timer clock select register 5n (TCL5n: n = 0, 1)

This register sets count clocks of 8-bit timer/event counter 5n and the valid edge of TI50, TI51 input.

TCL5n is set with an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets to 00H.

Figure 9-3. Timer Clock Select Register 50 (TCL50) Format

Address: FF71H   After Reset: 00H   R/W

Symbol	7	6	5	4	3	2	1	0
TCL50	0	0	0	0	0	TCL502	TCL501	TCL500

TCL502	TCL501	TCL500	Count clock selection
0	0	0	TI50 Falling edge
0	0	1	TI50 Rising edge
0	1	0	f_X (8.38 MHz)
0	1	1	$f_X/2^2$ (2.09 MHz)
1	0	0	$f_X/2^4$ (523 kHz)
1	0	1	$f_X/2^6$ (131 kHz)
1	1	0	$f_X/2^8$ (32.7 kHz)
1	1	1	$f_X/2^{10}$ (8.18 kHz)

Cautions 1. When rewriting TCL50 to other data, stop the timer operation beforehand.

2. Set bits 3 to 7 to 0.

Remarks 1. When cascade connection is used, the settings of TCL5n0 to TCL5n2 (n = 0, 1) are valid only for the lowermost timer.

2. f_X: Main system clock oscillation frequency

3. Figures in parentheses are for operation with f_X = 8.38 MHz

Figure 9-4. Timer Clock Select Register 51 (TCL51) Format

Address: FF79H   After Reset: 00H   R/W

Symbol	7	6	5	4	3	2	1	0
TCL51	0	0	0	0	0	TCL512	TCL511	TCL510

TCL512	TCL511	TCL510	Count clock selection
0	0	0	TI51 Falling edge
0	0	1	TI51 Rising edge
0	1	0	$f_x/2$ (4.19 MHz)
0	1	1	$f_x/2^3$ (1.04 MHz)
1	0	0	$f_x/2^5$ (261 kHz)
1	0	1	$f_x/2^7$ (65.4 kHz)
1	1	0	$f_x/2^9$ (16.3 kHz)
1	1	1	$f_x/2^{11}$ (4.09 kHz)

Cautions 1. When rewriting TCL51 to other data, stop the timer operation beforehand.
2. Set bit 3 to 7 to 0.

Remarks 1. When cascade connection is used, the settings of TCL5n0 to TCL5n2 (n = 0, 1) are valid only for the lowermost timer.
2. f_x: Main system clock oscillation frequency
3. Figures in parentheses are for operation with f_x = 8.38 MHz

(2) 8-bit Timer Mode Control Register 5n (TMC5n: n = 0, 1)

TMC5n is a register which sets up the following six types.

<1> 8-bit counter 5n (TM5n) count operation control
<2> 8-bit counter 5n (TM5n) operating mode selection
<3> Single mode/cascade connection mode selection
<4> Timer output F/F (flip flop) status setting
<5> Active level selection in timer F/F control or PWM (free-running) mode.
<6> Timer output control

TMC5n is set by a 1-bit memory operating command or 8-bit memory operating command.
$\overline{\text{RESET}}$ input sets to 00H.
Figure 9-5 shows the TMC5n format.

Figure 9-5 8-Bit Timer Mode Control Register 5n (TMC5n) Format

Address: FF70H (TMC50) FF78H (TMC51)   After Reset: 00H   R/W

Symbol	$\boxed{7}$	6	5	4	$\boxed{3}$	$\boxed{2}$	1	$\boxed{0}$
TMC5n	TCE5n	TMC5n6	0	TMC5n4	LVS5n	LVR5n	TMC5n1	TOE5n

TCE5n	TM5n Count Operation Control
0	After cleaning to 0, count operation disabled (prescaler disabled)
1	Count operation start

TMC5n6	TM5n Operating Mode Selection
0	Clear and start mode by matching between TM5n and CR5n
1	PWM (Free-running) mode

TMC5n4	Single Mode/Cascade Connection Mode Selection
0	Single mode (use the lowest timer)
1	Cascade connection mode (connect to lower timer)

LVS5n	LVR5n	Timer Output F/F Status Setting
0	0	No change
0	1	Timer output F/F reset (0)
1	0	Timer output F/F set (1)
1	1	Setting prohibited

TMC5n1	In Other Modes (TMC5n6 = 0)	In PWM Mode (TMC5n6 = 1)
	Timer F/F Control	Active Level Selection
0	Inversion operation disabled	Active high
1	Inversion operation enabled	Active low

TOE5n	Timer Output Control
0	Output disabled (Port mode)
1	Output enabled

Remarks 1. In PWM mode, PWM output will be inactive because of TCE5n = 0.

2. If LVS5n and LVR5n are read after data is set, 0 is read.

3. n = 0, 1

(3) Port mode register 7 (PM7)

This register sets port 7 input/output in 1-bit units.

When using the P72/TO50/TI50 and P73/TI51/TO51 pins for timer output, set PM72, PM73, and output latches of P72 and P73 to 0.

PM7 is set with a 1-bit or 8-bit memory manipulation instruction.

RESET input sets PM7 to FFH.

Figure 9-6. Port Mode Register 7 (PM7) Format

Address: FF27H   After Reset: FFH   R/W

Symbol	7	6	5	4	3	2	1	0
PM7	1	1	PM75	PM74	PM73	PM72	PM71	PM70

PM7n	P7n pin input/output mode selection (n = 0 to 5)
0	Output mode (output buffer ON)
1	Input mode (output buffer OFF)

9.4 8-Bit Timer/Event Counter Operations

9.4.1 8-bit interval timer operation

The 8-bit timer/event counters operate as interval timers which generate interrupt requests repeatedly at intervals of the count value preset to 8-bit compare registers 5n (CR5n).

When the count values of the 8-bit counter 5n (TM5n) match the values set to CR5n, counting continues with the TM5n values cleared to 0 and the interrupt request signals (INTTM5n) are generated.

The count clock of the TM5n can be selected with bits 0 to 2 (TCL5n0 to TCL5n2) of the timer clock select register 5n (TCL5n).

See **9.5 8-bit Timer/Event Counter Caution (2) Operation after compare register change during timer count operation** about the operation when the compare register value is changed during timer count operation.

[Setting]

<1> Set the registers.

- TCL5n : Select count clock.
- CR5n : Compare value
- TMC5n : Clear and Start mode by match of TM5n and CR5n.
   (TMC5n = 0000$\times\times\times$0B $\times$ = don't care)

<2> After TCE5n = 1 is set, count operation starts.

<3> If the values of TM5n and CR5n match, the timer output flip-flop inverts. Also, INTTM5n is generated and TM5n is cleared to 00H.

<4> INTTM5n generates repeatedly at the same interval.
   Set TCE5n to 0 to stop count operation.

Remark n = 0, 1

Figure 9-7. Interval Timer Operation Timings (1/3)

(a) Basic operation

Remarks 1. Interval time = $(N + 1) \times t$: N = 00H to FFH

2. n = 0, 1

Figure 9-7. Interval Timer Operation Timings (2/3)

(b) When CR5n = 00H

Interval time

(c) When CR5n = FFH

Interval time

n = 0, 1

Figure 9-7. Interval Timer Operation Timings (3/3)

(d) Operated by CR5n transition (M < N)

(e) Operated by CR5n transition (M > N)

n = 0, 1

9.4.2 External event counter operation

The external event counter counts the number of external clock pulses to be input to the TI5n by the 8-bit counter 5n (TM5n).

TM5n is incremented each time the valid edge specified with the timer clock select register 5n (TCL5n) is input. Either the rising or falling edge can be selected.

When the TM5n counted values match the values of 8-bit compare register 5n (CR5n), TM5n is cleared to 0 and the interrupt request signal (INTTM5n) are generated.

Whenever the TM5n counted value matches the value of CR5n, INTTM5n is generated.

Remark n = 0, 1

Figure 9-8. External Event Counter Operation Timings (with Rising Edge Specified)

n = 0, 1

9.4.3. Square-wave output (8-bit resolution) operation

A square wave with any selected frequency is output at intervals of the value preset to the 8-bit compare register 5n (CR5n).

TO5n pin output status is reversed at intervals of the count value preset to CR5n by setting bit 0 (TOE5n) of 8-bit timer mode control register 5n (TMC5n) to 1. This enables a square wave with any selected frequency to be output (duty = 50%).

[Setting]

<1> Set each register

- Set port latch and port mode register to 0.
- TCL5n: Select count clock
- CR5n: Compared value
- TMC5n: Clear and Start mode by match of TM5n and CR5n

LVS5n	LVR5n	Timer output F/F status setting
1	0	High-level output
0	1	Low-level output

Timer output F/F reverse enable

Timer output enable → TOE5n = 1

<2> After TCE5n=1 is set, count operation starts

<3> Timer output F/F is reversed by match of TM5n and CR5n. After INTTM5n is generated, TM5n is cleared to 00H

<4> Timer output F/F is reversed at the same interval and square wave is output from TO5n

Remark n = 0,1

Figure 9-9. Square-wave Output Operation Timing

Note TO5n output initial value can be set by bits 2 and 3 (LVR5n, LVS5n) of the 8-bit timer mode control register 5n (TMC5n)

Remark n = 0,1

9.4.4 8-bit PWM output operation

8-bit timer/event counter operates as PWM output when bit 6 (TMC5n6) of 8-bit timer mode control register 5n (TMC5n) is set to 1.

The duty rate pulse determined by the value set to 8-bit compare register 5n (CR5n).

Set the active level width of PWM pulse to CR5n, and the active level can be selected with bit 1 of TMC5n (TMC5n1).

Count clock can be selected with bit 0 to 2 (TCL5n0 to TCL5n2) of timer clock select register 5n (TCL5n).

Enable/disable for PWM output can be selected with bit 0 of TMC5n (TOE5n).

Caution   Rewrite of CR5n in PWM mode is allowed only once in a cycle.

Remark   n = 0, 1

(1) PWM output basic operation

[Setting]
<1> Set port latch (P72, 73) and port mode register 7 (PM72, PM73) to 0.
<2> Set active level width with 8-bit compare register (CR5n).
<3> Select count clock with timer clock select register 5n (TCL5n).
<4> Set active level with bit 1 of TMC5n (TMC5n1).
<5> Count operation starts when bit 7 of TMC5n is set to 1.
     Set TCE5n to 0 to stop count operation.

[PWM output operation]
<1> PWM output (output from TO5n) outputs inactive level after count operation starts until overflow is generated.
<2> When overflow is generated, the active level set in <1> of setting is output.
     The active level is output until CR5n matches the count value of 8-bit counter 5n (TM5n).
<3> After the CR5n matches the count value, PWM output outputs the inactive level again until overflow is generated.
<4> Operations <2> and <3> are repeated until the count operation stops.
<5> When the count operation is stopped with TCE5n = 0, PWM output comes to inactive level.

Remark   n = 0, 1

Figure 9-10. PWM Output Operation Timing

(a) Basic operation (active level = H)

Count clock

TM5n | 00H | 01H | | FFH | 00H | 01H | 02H | | N | N+1 | | FFH | 00H | 01H | 02H | | M | 00H

CR5n | N

TCE5n

INTTM5n

TO5n

Active level   Inactive level   Active level

(b) CR5n = 0

Count clock

TM5n | 00H | 01H | | FFH | 00H | 01H | 02H | | N | N+1 | N+2 | FFH | 00H | 01H | 02H | | M | 00H

CR5n | 00H

TCE5n

INTTM5n

TO5n | L

Inactive level   Inactive level

(c) CR5n = FFH

TM5n | 00H | 01H | | FFH | 00H | 01H | 02H | | N | N+1 | N+2 | FFH | 00H | 01H | 02H | | M | 00H

CR5n | FFH

TCE5n

INTTM5n

TO5n

Inactive level   Active level   Active level   Inactive level

Inactive level

$n = 0, 1$

(2) Operated by CR5n transition

Figure 9-11. Timing of Operation by Change of CR5n

(a) CR5n value transits from N to M before overflow of TM5n

(b) CR5n value transits from N to M after overflow of TM5n

(c) CR5n value transits from N to M between two clocks (00H and 01H) after overflow of TM5n

n = 0, 1

9.4.5 Interval timer (16-bit) operations

When "1" is set in bit 4 (TMC514) of 8-bit timer mode control register 51 (TM51), the 16-bit resolution timer/counter mode is entered.

The 8-bit timer/event counter operates as an interval timer which generates interrupt requests repeatedly at intervals of the count value preset to the 8-bit compare registers (CR50, CR51).

[Setting]

<1> Set each register

TCL50   : Select count clock in TM50.

                       Cascade-connected TM51 need not be selected.

CR50, CR51   : Compared value (each value can be set at 00H-FFH)

TMC50, TMC51 : Select the clear & start mode by match of TM50 and CR50 (TM51 and CR51).

$$\left[\begin{array}{l} \text{TM50} \rightarrow \text{TMC50} = 0000\times\times\times0\text{B} \quad \times: \text{ don't care} \\ \text{TM51} \rightarrow \text{TMC51} = 0001\times\times\times0\text{B} \quad \times: \text{ don't care} \end{array} \right]$$

<2> When TMC51 is set to TCE51 = 1 and then, TCE50 is set to TCE50 = 1, count operation starts.

<3> When the values of TM50 and CR50 of cascade-connected timer match, INTTM50 of TM50 is generated. (TM50 and TM51 are cleared to 00H)

<4> INTTM5n generates repeatedly at the same interval.

Cautions 1. Stop timer operation without fail before setting compare register (CR50, CR51).

                   2. INTTM51 of TM51 is generated when TM51 count value matches CR51, even if cascade connection is used. Ensure to mask TM51 to prohibit interrupt.

                   3. Set TCE50 and TCE51 in a sequential order of TM51 and TM50.

                   4. Count restart/stop can only be controlled by setting TCE50 of TM50 to 1/0.

Figure 9-12 shows an example of 16-bit resolution cascade connection mode timing.

Figure 9-12. 16-Bit Resolution Cascade Connection Mode

9.5 8-Bit Timer/Event Counter Cautions

(1) Timer start errors

An error with the maximum of one clock may occur concerning the time required for a match signal to be generated after timer start. This is because the 8-bit counter 5n (TM5n) is started asynchronously with the count pulse.

Figure 9-13. 8-Bit Counter Start Timing

n = 0, 1

(2) Operation after compare register transition during timer count operation

If the values after the 8-bit compare register 5n (CR5n) is transmitted is smaller than the value of 8-bit counter 5n (TM5n), TM5n continues counting, overflows and then restarts counting from 0. Thus, if the value (M) after CR5n is smaller than value (N) before transition, it is necessary to restart the timer after transitting CR5n.

Figure 9-14. Timing after Compare Register Transition during Timer Count Operation

Caution   Except when the TI5n input is selected, always set TCE5n = 0 before setting the stop state.

Remarks 1. N > X > M

2. n = 0, 1

(3) TM5n (n = 0, 1) reading during timer operation

When reading TM5n during operation, select count clock having high/low level wave form longer than two cycles of CPU clock because count clock stops temporary. For example, in the case where CPU clock (f_{CPU}) is fx, when the selected count clock is fx/4 or below, it can be read.

Remark   n = 0, 1

[MEMO]

CHAPTER 10   WATCH TIMER

10.1 Watch Timer Functions

The watch timer has the following functions.

- Watch timer
- Interval timer

The watch timer and the interval timer can be used simultaneously.
Figure 10-1 shows the watch timer block diagram.

Figure 10-1. Watch Timer Block Diagram

(1) Watch timer

When the main system clock or subsystem clock is used, interrupt requests (INTWT) are generated at 0.5 second or 0.25 second intervals.

(2) Interval timer

Interrupt requests (INTWTI) are generated at the preset time interval.

Table 10-1. Interval Timer Interval Time

Interval Time		When operated at f_X = 8.38 MHz	When operated at f_X = 4.19 MHz	When operated at f_{XT} = 32.768 kHz
$2^{11} \times 1/f_X$	$2^4 \times 1/f_{XT}$	244 μs	489 μs	488 μs
$2^{12} \times 1/f_X$	$2^5 \times 1/f_{XT}$	489 μs	978 μs	977 μs
$2^{13} \times 1/f_X$	$2^6 \times 1/f_{XT}$	978 μs	1.96 ms	1.95 ms
$2^{14} \times 1/f_X$	$2^7 \times 1/f_{XT}$	1.96 ms	3.91 ms	3.91 ms
$2^{15} \times 1/f_X$	$2^8 \times 1/f_{XT}$	3.91 ms	7.82 ms	7.81 ms
$2^{16} \times 1/f_X$	$2^9 \times 1/f_{XT}$	7.82 ms	15.6 ms	15.6 ms

Remark f_X : Main system clock oscillation frequency

f_{XT} : Subsystem clock oscillation frequency

10.2 Watch Timer Configuration

The watch timer consists of the following hardware.

Table 10-2. Watch Timer Configuration

Item	Configuration
Counter	5 bits $\times$ 1
Prescaler	9 bits $\times$ 1
Control register	Watch timer mode control register (WTM)

10.3 Register to Control Watch Timer

Watch timer mode control register (WTM) is a register to control watch timer.

- **Watch timer mode control register (WTM)**
  This register sets the watch timer count clock, enables/disables operation, prescaler interval time, and 5-bit counter operation control. WTM is set with an 8-bit memory manipulation instruction.
  $\overline{\text{RESET}}$ input sets WTM to 00H.

Figure 10-2. Watch Timer Mode Control Register (WTM) Format

Address: FF41H   After Reset: 00H   R/W

Symbol	7	6	5	4	3	2	1	0
WTM	WTM7	WTM6	WTM5	WTM4	0	0	WTM1	WTM0

WTM7	Watch timer count clock selection
0	$f_X/2^7$ (65.4 kHz)
1	f_{XT} (32.768 kHz)

WTM6	WTM5	WTM4	Prescaler interval time selectionn
0	0	0	$2^4/f_W$
0	0	1	$2^5/f_W$
0	1	0	$2^6/f_W$
0	1	1	$2^7/f_W$
1	0	0	$2^8/f_W$
1	0	1	$2^9/f_W$
Other than above			Setting prohibited

WTM1	5-bit counter operation control
0	Clear after operation stop
1	Start

WTM0	Watch timer enables operation
0	Operation stop (clear both prescaler and timer)
1	Operation enable

Remarks 1. f_W : Watch timer clock frequency ($f_X/2^7$ or f_{XT})

    2. f_X : Main system clock oscillation frequency

    3. f_{XT} : Subsystem clock oscillation frequency

    4. Figures in parentheses apply to operation with f_X = 8.38 MHz, f_{XT} = 32.768 KHz.

10.4 Watch Timer Operations

10.4.1 Watch timer operation

When the 32.768-kHz subsystem clock or 8.38-MHz main system clock is used, the timer operates as a watch timer with a 0.5-second or 0.25-second interval.

The watch timer generates an interrupt request (INTWT) at the constant time interval.

When bit 0 (WTM0) and bit 1 (WTM1) of the watch timer mode control register (WTM) is set to 1, the 5-bit counter is cleared and the count operation stops.

For simultaneous operation of the interval timer, zero-second start can be achieved by setting WTM1 to 0.

However, an error up to 0.5 seconds may occur in the case of watch timer overflow.

10.4.2 Interval timer operation

The watch timer operates as interval timer which generates interrupt requests (INTWTI) repeatedly at an interval of the preset count value.

The interval time can be selected with bits 4 to 6 (WTM4 to WTM6) of the watch timer mode control register (WTM).

Table 10-3. Interval Timer Interval Time

WTM6	WTM5	WTM4	Interval time	When operated at f_X = 8.38 MHz	When operated at f_X = 4.19 MHz	When operated at f_{XT} = 32.768 kHz
0	0	0	$2^4 \times 1/f_W$	244 μs	489 μs	488 μs
0	0	1	$2^5 \times 1/f_W$	489 μs	978 μs	977 μs
0	1	0	$2^6 \times 1/f_W$	978 μs	1.96 ms	1.95 ms
0	1	1	$2^7 \times 1/f_W$	1.96 ms	3.91 ms	3.91 ms
1	0	0	$2^8 \times 1/f_W$	3.91 ms	7.82 ms	7.81 ms
1	0	1	$2^9 \times 1/f_W$	7.82 ms	15.6 ms	15.6 ms
Other than above			Setting prohibited			

Remark f_X : Main system clock oscillation frequency

f_{XT} : Subsystem clock oscillation frequency

f_W : Watch timer clock frequency

Figure 10-3. Operation Timing of Watch Timer/Interval Timer

Remark fw : Watch timer clock frequency

n : The number of times of interval timer operations

Figures in parentheses are for operation with fw = 32.768 kHz

[MEMO]

11.1 Watchdog Timer Functions

The watchdog timer has the following functions.

- Watchdog timer
- Interval timer
- Oscillation stabilization time selection

Caution   Select the watchdog timer mode or the interval timer mode with the watchdog timer mode register (WDTM). (The watchdog timer and the interval timer cannot be used simultaneously.)

Figure 11-1 shows a block diagram of the watchdog timer.

Figure 11-1. Watchdog Timer Block Diagram

(1) Watchdog timer mode

A runaway is detected. Upon detection of the runaway, a non-maskable interrupt request or $\overline{\text{RESET}}$ can be generated.

Table 11-1. Watchdog Timer Runaway Detection Times

Runaway detection times
$2^{12} \times 1/f_x$ (489 μs)
$2^{13} \times 1/f_x$ (978 μs)
$2^{14} \times 1/f_x$ (1.96 ms)
$2^{15} \times 1/f_x$ (3.91 ms)
$2^{16} \times 1/f_x$ (7.82 ms)
$2^{17} \times 1/f_x$ (15.6 ms)
$2^{18} \times 1/f_x$ (31.3 ms)
$2^{20} \times 1/f_x$ (125 ms)

Remarks 1. f_x: Main system clock oscillation frequency

2. Figures in parentheses are for operation with f_x = 8.38 MHz

(2) Interval timer mode

Interrupt requests are generated at the preset time intervals.

Table 11-2. Interval Times

Interval Time
$2^{12} \times 1/f_x$ (489 μs)
$2^{13} \times 1/f_x$ (978 μs)
$2^{14} \times 1/f_x$ (1.96 ms)
$2^{15} \times 1/f_x$ (3.91 ms)
$2^{16} \times 1/f_x$ (7.82 ms)
$2^{17} \times 1/f_x$ (15.6 ms)
$2^{18} \times 1/f_x$ (31.3 ms)
$2^{20} \times 1/f_x$ (125 ms)

Remarks 1. f_x: Main system clock oscillation frequency

2. Figures in parentheses are for operation with f_x = 8.38 MHz

11.2 Watchdog Timer Configuration

The watchdog timer consists of the following hardware.

Table 11-3. Watchdog Timer Configuration

Item	Configuration
Control register	Watchdog timer clock select register (WDCS) Watchdog timer mode register (WDTM) Oscillation stabilization time select register (OSTS)

11.3 Registers to Control the Watchdog Timer

The following three types of registers are used to control the watchdog timer.

- Watchdog timer clock select register (WDCS)
- Watchdog timer mode register (WDTM)
- Oscillation stabilization time select register (OSTS)

(1) Watchdog timer clock select register (WDCS)

This register sets overflow time of the watchdog timer and the interval timer.

WDCS is set by an 8-bit memory manipulation instruction.

RESET input sets WDCS to 00H.

Figure 11-2. Watchdog Timer Clock Select Register (WDCS) Format

Address: FF42H   After Reset: 00H   R/W

Symbol	7	6	5	4	3	2	1	0
WDCS	0	0	0	0	0	WDCS2	WDCS1	WDCS0

WDCS2	WDCS1	WDCS0	Overflow Time of Watchdog Timer/Interval Timer
0	0	0	$2^{12}/f_x$ (489 μs)
0	0	1	$2^{13}/f_x$ (978 μs)
0	1	0	$2^{14}/f_x$ (1.96 ms)
0	1	1	$2^{15}/f_x$ (3.91 ms)
1	0	0	$2^{16}/f_x$ (7.82 ms)
1	0	1	$2^{17}/f_x$ (15.6 ms)
1	1	0	$2^{18}/f_x$ (31.3 ms)
1	1	1	$2^{20}/f_x$ (125 ms)

Remarks 1. f_x: Main system clock oscillation frequency

2. Figures in parentheses are for operation with f_x = 8.38 MHz

(2) Watchdog timer mode register (WDTM)

This register sets the watchdog timer operating mode and enables/disables counting.

WDTM is set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets WDTM to 00H.

Figure 11-3. Watchdog Timer Mode Register (WDTM) Format

Address: FFF9H   After Reset: 00H   R/W

Symbol	7	6	5	4	3	2	1	0
WDTM	RUN	0	0	WDTM4	WDTM3	0	0	0

RUN	Watchdog timer operation mode selection[Note 1]
0	Count stop
1	Counter is cleared and counting starts

WDTM4	WDTM3	Watchdog timer operation mode selection[Note 2]
0	×	Interval timer mode[Note 3] (Maskable interrupt request occurs upon generation of an overflow)
1	0	Watchdog timer mode 1 (Non-maskable interrupt request occurs upon generation of an overflow)
1	1	Watchdog timer mode 2 (Reset operation is activated upon generation of an overflow)

Notes 1. Once set to 1, RUN cannot be cleared to 0 by software.

Thus, once counting starts, it can only be stopped by RESET input.

2. Once set to 1, WDTM3 and WDTM4 cannot be cleared to 0 by software.

3. The watchdog timer starts operations as the interval timer when 1 is set to RUN.

Caution   When 1 is set to RUN so that the watchdog timer is cleared, the actual overflow time is up to 0.5% shorter than the time set by Watchdog Timer Clock Select Register (WDCS).

Remark × : don't care

(3) Oscillation Stabilization Time Select Register (OSTS)

A register to select oscillation stabilization time from reset time or STOP mode released time to the time when oscillation is stabilized.

OSTS is set by an 8-bit memory operation instruction.

By $\overline{\text{RESET}}$ input, it is turned into 04H. Thus, when releasing the STOP mode by $\overline{\text{RESET}}$ input, the time required to release is $2^{17}/\text{fx}$.

Figure 11-4. Oscillation Stabilization Time Select Register (OSTS) Format

Address: FFFAH   After Reset: 04H   R/W

Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0

OSTS2	OSTS1	OSTS0	Selection of oscillation stabilization time
0	0	0	$2^{12}/\text{fx}$ (488 μs)
0	0	1	$2^{14}/\text{fx}$ (1.95 ms)
0	1	0	$2^{15}/\text{fx}$ (3.91 ms)
0	1	1	$2^{16}/\text{fx}$ (7.81 ms)
1	0	0	$2^{17}/\text{fx}$ (15.6 ms)
Other than the above			Setting prohibited

Remarks 1. fx: Main system clock oscillation frequency
   2. Figures in parentheses are for operation with fx = 8.38 MHz

11.4 Watchdog Timer Operations

11.4.1 Watchdog timer operation

When bit 4 (WDTM4) of the watchdog timer mode register (WDTM) is set to 1, the watchdog timer is operated to detect any runaway.

The runaway detection time interval is selected with bits 0 to 2 (WDCS0 to WDCS2) of the watchdog timer clock select register (WDCS).

Watchdog timer starts by setting bit 7 (RUN) of WDTM to 1. After the watchdog timer is started, set RUN to 1 within the set runaway time interval. The watchdog timer can be cleared and counting is started by setting RUN to 1. If RUN is not set to 1 and the runaway detection time is exceeded, system reset or a non-maskable interrupt request is generated according to WDTM bit 3 (WDTM3) value.

The watchdog timer continues operating in the HALT mode but it stops in the STOP mode. Thus, set RUN to 1 before the STOP mode is set, clear the watchdog timer and then execute the STOP instruction.

Cautions 1. The actual runaway detection time may be shorter than the set time by a maximum of 0.5%.

2. When the subsystem clock is selected for CPU clock, watchdog timer count operation is stopped.

Table 11-4. Watchdog Timer Runaway Detection Time

Runaway Detection Time
$2^{12} \times 1/f_X$ (489 μs)
$2^{13} \times 1/f_X$ (978 μs)
$2^{14} \times 1/f_X$ (1.96 ms)
$2^{15} \times 1/f_X$ (3.91 ms)
$2^{16} \times 1/f_X$ (7.82 ms)
$2^{17} \times 1/f_X$ (15.6 ms)
$2^{18} \times 1/f_X$ (31.3 ms)
$2^{20} \times 1/f_X$ (125 ms)

Remarks 1. f_X: Main system clock oscillation frequency

2. Figures in parentheses are for operation with f_X = 8.38 MHz.

11.4.2 Interval timer operation

The watchdog timer operates as an interval timer which generates interrupt requests repeatedly at an interval of the preset count value when bit 3 (WDTM3) and bit 4 (WDTM4) of the watchdog timer mode register (WDTM) are set to 1 and 0, respectively.

The interval time of interval timer is selected with bits 0 to 2 (WDCS0 to WDCS2) of the watchdog timer clock select register (WDCS). When 1 is set to bit 7 (RUN) of WDTM, the watchdog timer operates as the interval timer.

When the watchdog timer operated as the interval timer, the interrupt mask flag (WDTMK) and priority specify flag (WDTPR) are validated and the maskable interrupt request (INTWDT) can be generated. Among maskable interrupts, INTWDT has the highest priority at default.

The interval timer continues operating in the HALT mode but it stops in STOP mode. Thus, set RUN to 1 before the STOP mode is set, clear the interval timer and then execute the STOP instruction.

Cautions 1. Once bit 4 (WDTM4) of WDTM is set to 1 (this selects the watchdog timer mode), the interval timer mode is not set unless $\overline{\text{RESET}}$ input is applied.
2. The interval time just after setting by WDTM may be shorter than the set time by a maximum of 0.5%.
3. When the subsystem clock is selected for CPU clock, watchdog timer count operation is stopped.

Table 11-5. Interval Timer Interval Time

Interval Time
$2^{12} \times 1/f_X$ (489 μs)
$2^{13} \times 1/f_X$ (978 μs)
$2^{14} \times 1/f_X$ (1.96 ms)
$2^{15} \times 1/f_X$ (3.91 ms)
$2^{16} \times 1/f_X$ (7.82 ms)
$2^{17} \times 1/f_X$ (15.6 ms)
$2^{18} \times 1/f_X$ (31.3 ms)
$2^{20} \times 1/f_X$ (125 ms)

Remarks 1. f_X: Main system clock oscillation frequency
2. Figures in parentheses are for operation with f_X = 8.38 MHz.

12.1 Clock Output/Buzzer Output Control Circuit Functions

The clock output control circuit is intended for carrier output during remote controlled transmission and clock output for supply to peripheral LSIs. The clock selected with the clock output selection register (CKS) is output.

In addition, the buzzer output is intended for square wave output of buzzer frequency selected with CKS.

Figure 12-1 shows the block diagram of clock output/buzzer output control circuits.

Figure 12-1. Clock Output/Buzzer Output Control Circuit Block Diagram

12.2 Clock Output/Buzzer Output Control Circuit Configuration

The clock output/buzzer output control circuits consists of the following hardware.

Table 12-1. Configuration of Clock Output/Buzzer Output Control Circuits

Item	Configuration
Control register	Clock output selection register (CKS) Port mode register (PM7)**Note**

Note See **Figure 6-14 P70 to P75 Configurations**.

12.3 Register to Control Clock Output/Buzzer Output Control Circuit

The following two types of registers are used to control the clock output/buzzer output control circuits.
- Clock output selection register (CKS)
- Port mode register (PM7)

(1) Clock output selection register (CKS)
This register sets output enable/disable for clock output (PCL) and for the buzzer frequency output (BUZ), and sets the output clock.
CKS is set with a 1-bit or 8-bit memory manipulation instruction.
$\overline{\text{RESET}}$ input sets CKS to 00H.

Figure 12-2. Clock Output Selection Register (CKS) Format

Address: FF40H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CKS	BZOE	BCS1	BCS0	CLOE	CCS3	CCS2	CCS1	CCS0

BZOE	BUZ Output Enable/Disable Specification
0	Stop clock division circuit operation. BUZ fixed to low level.
1	Enable clock division circuit operation. BUZ output enabled.

BCS1	BCS0	BUZ Output Clock Selection
0	0	$f_x/2^{10}$ (8.18 kHz)
0	1	$f_x/2^{11}$ (4.09 kHz)
1	0	$f_x/2^{12}$ (2.04 kHz)
1	1	$f_x/2^{13}$ (1.02 kHz)

CLOE	PCL Output Enable/Disable Setting
0	Stop clock division circuit operation. PCL fixed to low level
1	Enable clock division circuit operation. PCL output enabled.

CCS3	CCS2	CCS1	CCS0	PCL Output Clock Selection
0	0	0	0	f_x (8.38 MHz)
0	0	0	1	$f_x/2$ (4.19 MHz)
0	0	1	0	$f_x/2^2$ (2.09 MHz)
0	0	1	1	$f_x/2^3$ (1.04 MHz)
0	1	0	0	$f_x/2^4$ (524 kHz)
0	1	0	1	$f_x/2^5$ (262 kHz)
0	1	1	0	$f_x/2^6$ (131 kHz)
0	1	1	1	$f_x/2^7$ (65.5 kHz)
1	0	0	0	f_{xT} (32.768 kHz)
Other than above				Setting prohibited

Remarks 1. f_x : main system clock oscillation frequency

2. f_{xT} : Subsystem clock oscillation frequency

3. Figures in parentheses are for operation with f_x = 8.38 MHz.

(2) Port mode register (PM7)

This register sets port 7 input/output in 1-bit units.

When using the P74/PCL pin for clock output and the P75/BUZ pin for buzzer output, set PM74, PM75 and the output latch of P74, P75 to 0.

PM7 is set by a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets PM7 to FFH.

Figure 12-3. Port Mode Register 7 (PM7) Format

Address: FF27H   After Reset: FFH   R/W

Symbol	7	6	5	4	3	2	1	0
PM7	1	1	PM75	PM74	PM73	PM72	PM71	PM70

PM7n	P7n pin input/output mode selection (n = 0 to 5)
0	Output mode (output buffer ON)
1	Input mode (output buffer OFF)

12.4 Clock Output/Buzzer Output Control Circuit Operations

12.4.1 Operation as clock output

The clock pulse is output as the following procedure.

<1> Select the clock pulse output frequency with bits 0 to 3 (CCS0 to CCS3) of the clock output selection register (CKS) (clock pulse output in disabled status).

<2> Set bit 4 (CLOE) of CKS to 1, and enable clock output.

Remark The clock output control circuit is designed not to output pulses with a small width during output enable/disable switching of the clock output. As shown in Figure 12-4, be sure to start output from the low period of the clock (marked with * in the figure). When stopping output, do so after securing high level of the clock.

Figure 12-4. Remote Control Output Application Example

12.4.2 Operation as buzzer output

The buzzer frequency is output as the following procedure.

<1> Select the buzzer output frequency with bits 5 and 6 (BCS0, BCS1) of the clock output selection register (CKS) (buzzer output in disabled status).

<2> Set bit 7 (BZOE) of CKS to 1 to enable buzzer output.

[MEMO]

13.1 A/D Converter Functions

A/D converter is an 8-bit resolution converter that converts analog inputs into digital values. It can control up to 8 analog input channels (ANI0 to ANI7).

(1) Hardware start

Conversion is started by trigger input (ADTRG: rising edge, falling edge, or both rising and falling edges can be specified).

(2) Software start

Conversion is started by setting the A/D converter mode register (ADM0).

Select one channel for analog input from ANI0 to ANI7 to perform A/D conversion. In the case of hardware start, A/D conversion stops when an A/D conversion operation ends and an interrupt request (INTAD0) is generated. In the case of software start, A/D conversion is repeated. Each time an A/D conversion operation ends, an interrupt request (INTAD0) is generated.

Figure 13-1. 8-Bit A/D Converter Block Diagram

Note The effective edge is specified by bit 3 of the EGP and EGN registers (See **Figure 19-5 External Interrupt Rising Edge Enable Register EGP, External Interrupt Falling Edge Enable Register EGN Format**.)

13.2 A/D Converter Configuration

The A/D converter consists of the following hardware.

Table 13-1. A/D Converter Configuration

Item	Configuration
Analog input	8 channels (ANI0 to ANI7)
Registers	Successive approximation register (SAR) A/D conversion result register (ADCR0)
Control register	A/D converter mode register (ADM0) Analog input channel specification register (ADS0) External interrupt rising edge enable register (EGP) External interrupt falling edge enable register (EGN)

(1) Successive approximation register (SAR)

This register compares the analog input voltage value to the voltage tap (compare value) value applied from the series resistor string, and holds the result from the most significant bit (MSB).

When up to the least significant bit (LSB) is held (end of A/D conversion), the SAR contents are transferred to the A/D conversion result register.

(2) A/D conversion result register (ADCR0)

The ADCR0 is an 8-bit register that stores the A/D conversion result. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register.

ADCR0 is read by an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets ADCR0 to 00H.

★ **Caution** **When writing is performed to the A/D converter mode register (ADM0) and analog input channel specification register (ADS0), the contents of ADCR0 may become undefined. Read the conversion result following conversion completion before writing to ADM0, ADS0. Using a timing other than the above may cause an incorrect conversion result to be read.**

(3) Sample & hold circuit

The sample & hold circuit samples each analog input signal sequentially applied from the input circuit, and sends it to the voltage comparator. This circuit holds the sampled analog input voltage value during A/D conversion.

(4) Voltage comparator

The voltage comparator compares the analog input to the series resistor string output voltage.

(5) Series resistor string

The series resistor string is connected between AVREF and AVSS, and generates a voltage to be compared to the analog input.

(6) ANI0 to ANI7 pins

These are eight analog input pins to input analog signals to undergo A/D conversion to the A/D converter. ANI0 to ANI7 are alternate-function pins that can also be used for digital input.

> **Cautions 1. Use ANI0 to ANI7 input voltages within the specification range. If a voltage higher than AV$_{REF}$ or lower than AV$_{SS}$ is applied (even if within the absolute maximum rating range), the conversion value of that channel will be undefined and the conversion values of other channels may also be affected.**
>
> **2. Analog input (ANI0 to ANI7) pins are alternate function pins that can also be used as input port (P10 to P17) pins. When A/D conversion is performed by selecting any one of ANI0 through ANI7, do not execute any input instruction to port 1 during conversion. It may cause the lower conversion resolution.**
> **When a digital pulse is applied to a pin adjacent to the pin in the process of A/D conversion, A/D conversion values may not be obtained as expected due to coupling noise. Thus, do not apply any pulse to a pin adjacent to the pin in the process of A/D conversion.**

(7) AV$_{REF}$ pin

This pin inputs the A/D converter reference voltage.
It converts signals input to ANI0 to ANI7 into digital signals according to the voltage applied between AV$_{REF}$ and AV$_{SS}$.

> **Caution   A series resistor string of approx. 10 kΩ is connected between the AV$_{REF}$ pin and AV$_{SS}$ pin. Therefore, when the output impedance of the reference voltage is too high, it seems as if the AV$_{REF}$ pin and the series resistor string are connected in parallel. This may cause a greater reference voltage error.**

(8) AV$_{SS}$ pin

This is the GND potential pin of the A/D converter. Always keep it at the same potential as the V$_{SS0}$ pin even when not using the A/D converter.

(9) AV$_{DD}$ pin

This is the A/D converter analog power supply pin. Always keep it at the same potential as the V$_{DD0}$ pin even when not using the A/D converter.

13.3 Registers to Control A/D Converter

The following 4 types of registers are used to control the A/D converter.

- A/D converter mode register (ADM0)
- Analog input channel specification register (ADS0)
- External interrupt rising edge enable register (EGP)
- External interrupt falling edge enable register (EGN)

(1) A/D converter mode register (ADM0)

This register sets the conversion time for analog input to be A/D converted, conversion start/stop, and external trigger.

ADM0 is set by an 8-bit memory manipulation instruction.

RESET input sets ADM0 to 00H.

Figure 13-2. A/D Converter Mode Register (ADM0) Format

Address: FF80H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ADM0	ADCS0	TRG0	FR02	FR01	FR00	EGA01	EGA00	0

ADCS0	A/D Conversion Operation Control
0	Stop conversion operation.
1	Enable conversion operation.

TRG0	Software Start/Hardware Start Selection
0	Software start
1	Hardware start

FR02	FR01	FR00	Conversion Time Selection[Note 1]
0	0	0	144/f_X (17.1 μs)
0	0	1	120/f_X (14.3 μs)
0	1	0	96/f_X (Setting prohibited[Note 2])
1	0	0	72/f_X (Setting prohibited[Note 2])
1	0	1	60/f_X (Setting prohibited[Note 2])
1	1	0	48/f_X (Setting prohibited[Note 2])
Other than above			Setting prohibited

EGA01	EGA00	External Trigger Signal, Edge Specification
0	0	No edge detection
0	1	Falling edge detection
1	0	Rising edge detection
1	1	Both falling and rising edge detection

Notes 1. Set so that the A/D conversion time is 14 μs or more.

2. Setting prohibited because A/D conversion time is less than 14 μs.

Caution   When rewriting FR00 to FR02 to other than the same data, stop A/D conversion operations once prior to performing rewrite.

Remarks 1. f_X: Main system clock oscillation frequency

2. Figures in parentheses are for operation with f_X = 8.38 MHz.

(2) Analog input channel specification register (ADS0)

This register specifies the analog voltage input port for A/D conversion.

ADS0 is set by an 8-bit memory manipulation.

$\overline{\text{RESET}}$ input sets ADS0 to 00H.

Figure 13-3. Analog Input Channel Specification Register (ADS0) Format

Address: FF81H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ADS0	0	0	0	0	0	ADS02	ADS01	ADS00

ADS02	ADS01	ADS00	Analog input channel specification
0	0	0	ANI0
0	0	1	ANI1
0	1	0	ANI2
0	1	1	ANI3
1	0	0	ANI4
1	0	1	ANI5
1	1	0	ANI6
1	1	1	ANI7

(3) External interrupt rising edge enable register (EGP), external interrupt falling edge enable register (EGN)

These registers specify the valid edge for INTP0 to INTP3.

EGP and EGN are set by a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets EGP and EGN to 00H.

Figure 13-4. External Interrupt Rising Edge Enable Register (EGP),
External Interrupt Falling Edge Enable Register (EGN) Format

Address: FF48H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
EGP	0	0	0	0	EGP3	EGP2	EGP1	EGP0

Address: FF49H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
EGN	0	0	0	0	EGN3	EGN2	ENG1	ENG0

EGPn	EGNn	INTPn Pin Valid Edge Selection (n = 0 to 3)
0	0	Interrupt disable
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

13.4 A/D Converter Operations

13.4.1 Basic operations of A/D Converter

<1> Select one channel for A/D conversion with the analog input channel specification register (ADS0).

<2> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.

<3> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the input analog voltage is held until the A/D conversion operation is ended.

<4> Bit 7 of the successive approximation register (SAR) is set. The series resistor string voltage tap is set to $(1/2) AV_{REF}$ by the tap selector.

<5> The voltage difference between the series resistor string voltage tap and analog input is compared by the voltage comparator. If the analog input is greater than $(1/2) AV_{REF}$, the MSB of SAR remains set. If the analog input is smaller than $(1/2) AV_{REF}$, the MSB is reset.

<6> Next, bit 6 of SAR is automatically set, and the operation proceeds to the next comparison. The series resistor string voltage tap is selected according to the preset value of bit 7, as described below.

 • Bit 7 = 1: $(3/4) AV_{REF}$
 • Bit 7 = 0: $(1/4) AF_{REF}$

The voltage tap and analog input voltage are compared and bit 6 of SAR is manipulated as follows.

 • Analog input voltage ≥ Voltage tap: Bit 6 = 1
 • Analog input voltage < Voltage tap: Bit 6 = 0

<7> Comparison is continued in this way up to bit 0 of SAR.

<8> Upon completion of the comparison of 8 bits, an effective digital result value remains in SAR, and the result value is transferred to and latched in the A/D conversion result register (ADCR0).
At the same time, the A/D conversion end interrupt request (INTAD0) can also be generated.

Caution   The first A/D conversion value just after A/D conversion operations start may not fall within the rating.

Figure 13-5. Basic Operation of 8-Bit A/D Converter

A/D conversion operations are performed continuously until bit 7 (ADCS0) of the A/D converter mode register (ADM0) is reset (0) by software.

If a write operation is performed to the ADM0 or the analog input channel specification register (ADS0) during an A/D conversion operation, the conversion operation is initialized, and if the ADCS0 bit is set (1), conversion starts again from the beginning.

RESET input sets the A/D conversion result register (ADCR0) to 00H.

13.4.2 Input voltage and conversion results

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI7) and the A/D conversion result (stored in the A/D conversion result register (ADCR0)) is shown by the following expression.

$$ADCR0 = INT \left(\frac{V_{IN}}{AV_{REF}} \times 256 + 0.5 \right)$$

or

$$(ADCR0 - 0.5) \times \frac{AV_{REF}}{256} \leq V_{IN} < (ADCR0 + 0.5) \times \frac{AV_{REF}}{256}$$

where, INT( ) : Function which returns integer part of value in parentheses

V_{IN} : Analog input voltage

AV_{REF} : AV_{REF} pin voltage

ADCR0 : A/D conversion result register (ADCR0) value

Figure 13-6 shows the relationship between the analog input voltage and the A/D conversion result.

Figure 13-6. Relationship between Analog Input Voltage and A/D Conversion Result

13.4.3 A/D converter operation mode

One analog input channel is selected from among ANI0 to ANI7 by the analog input channel specification register (ADS0) and start A/D conversion.

A/D conversion can be started in either of the following two ways.

- Hardware start : Conversion is started by trigger input (rising edge, falling edge, or both rising and falling edges enabled).
- Software start   : Conversion is started by specifying the A/D converter mode register (ADM0).

The A/D conversion result is stored in the A/D conversion result register (ADCR0), and the interrupt request signal (INTAD0) is simultaneously generated.

(1) A/D conversion by hardware start

When bit 6 (TRG0) and bit 7 (ADCS0) of the A/D converter mode register (ADM0) are set to 1, the A/D conversion standby state is set. When the external trigger signal (ADTRG) is input, A/D conversion of the voltage applied to the analog input pins specified by the analog input channel specification register (ADS0) starts.

Upon the end of the A/D conversion, the conversion result is stored in the A/D conversion result register (ADCR0), and the interrupt request signal (INTAD0) is generated. After one A/D conversion operation is started and ended, the next conversion operation is not started until a new external trigger signal is input.

If ADS0 is rewritten during A/D conversion, the converter suspends A/D conversion and waits for a new external trigger signal to be input. When the external trigger input signal is reinput, A/D conversion is carried out from the beginning. If ADS0 is rewritten during A/D conversion waiting, A/D conversion starts when the following external trigger input signal is input.

If data with ADCS0 set to 0 is written to ADM0 during A/D conversion, A/D conversion stops immediately.

Caution When P03/INTP3/ADTRG is used as the external trigger input (ADTRG), specify the valid edge by bits 1 and 2 (EGA00, EGA01) of the A/D converter mode register (ADM0) and set the interrupt mask flag (PMK3) to 1.

Figure 13-7. A/D Conversion by Hardware Start (When Falling Edge is Specified)

Remarks 1. $n = 0, 1, ..., 7$
2. $m = 0, 1, ..., 7$

(2) A/D conversion by software start

When bit 6 (TRG0) and bit 7 (ADCS0) of the A/D converter mode register (ADM0) are set to 0 and 1, respectively, A/D conversion of the voltage applied to the analog input pin specified by the analog input channel specification register (ADS0) starts.

Upon the end of the A/D conversion, the conversion result is stored in the A/D conversion result register (ADCR0), and the interrupt request signal (INTAD0) is generated. After one A/D conversion operation is started and ended, the next conversion operation is immediately started. A/D conversion operations are repeated until new data is written to ADS0.

If ADS0 is rewritten during A/D conversion, the converter suspends A/D conversion and A/D conversion of the newly selected analog input channel is started.

If data with ADCS0 set to 0 is written to ADM0 during A/D conversion operation, the A/D conversion operation stops immediately.

Figure 13-8. A/D Conversion by Software Start

Remarks 1. n = 0, 1, ..., 7
   2. m = 0, 1, ..., 7

241

13.5 A/D Converter Cautions

(1) Current consumption in standby mode

A/D converter stops operating in the standby mode. At this time, current consumption can be reduced by stopping the conversion operation (by setting bit 7 (ADCS0) of the A/D converter mode register (ADM0) to 0).

Figure 13-9 shows how to reduce the current consumption in the standby mode.

Figure 13-9. Example of Method of Reducing Current Consumption in Standby Mode

(2) Input range of ANI0 to ANI7

The input voltages of ANI0 to ANI7 should be within the specification range. In particular, if a voltage higher than AVREF or lower than AVSS is input (even if within the absolute maximum rating range), the conversion value of that channel will be undefined and the conversion values of other channels may also be affected.

(3) Contending operations

<1> Contention between A/D conversion result register (ADCR0) write and ADCR0 read by instruction upon the end of conversion

ADCR0 read is given priority. After the read operation, the new conversion result is written to ADCR0.

<2> Contention between ADCR0 write and external trigger signal input upon the end of conversion

The external trigger signal is not accepted during A/D conversion. Therefore, the external trigger signal is not accepted during ADCR0 write.

<3> Contention between ADCR0 write and A/D converter mode register (ADM0) write or analog input channel specification register (ADS0) write

ADM0 or ADS0 write is given priority. ADCR0 write is not performed, nor is the conversion end interrupt request signal (INTAD0) generated.

<4> Noise countermeasures

To maintain the 8-bit resolution, attention must be paid to noise input to pin AV$_{REF}$ and pins ANI0 to ANI7. Because the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally as shown in Figure 13-10 to reduce noise.

Figure 13-10. Analog Input Pin Connection

(5) ANI0 to ANI7

The analog input pins (ANI0 to ANI7) also function as input/output port pins (P10 to P17).

When A/D conversion is performed with any of pins ANI0 to ANI7 selected, do not execute an input instruction to port 1 while conversion is in progress, as this may reduce the conversion resolution.

Also, if digital pulses are applied to a pin adjacent to the pin in the process of A/D conversion, the expected A/D conversion value may not be obtainable due to coupling noise. Therefore, avoid applying pulses to pins adjacent to the pin undergoing A/D conversion.

(6) AV$_{REF}$ pin input impedance

A series resistor string of approx. 10 kΩ is connected between the AV$_{REF}$ pin and the AV$_{SS}$ pin.

Therefore, when the output impedance of the reference voltage is too high, it seems as if the AV$_{REF}$ pin and the series resistor string are connected in parallel. This may cause a greater reference voltage error.

(7) Interrupt request flag (ADIF0)

The interrupt request flag (ADIF0) is not cleared even if the analog input channel specification register (ADS0) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and conversion end interrupt request flag for the pre-change analog input may be set just before the ADS0 rewrite. Caution is therefore required since, at this time, when ADIF0 is read immediately just after the ADS0 rewrite, ADIF0 is set despite the fact that the A/D conversion for the post-change analog input has not ended.

When the A/D conversion is stopped and then resumed, clear ADIF0 before the A/D conversion operation is resumed.

Figure 13-11. A/D Conversion End Interrupt Request Generation Timing

Remarks 1. n = 0, 1, ..., 7
      2. m = 0, 1, ..., 7

(8) AV$_{DD}$ pin

The AV$_{DD}$ pin is the analog circuit power supply pin. It supplies power to the input circuits of the ANI0 to ANI7 pins.

Therefore, be sure to apply the same voltage as V$_{DD0}$ to this pin even when the application circuit is designed so as to switch its power supply to a backup battery.

Figure 13-12. AV$_{DD}$ Pin Connection

(9) Conversion results just after A/D conversion start

The first A/D conversion value just after A/D conversion operations start may not fall within the rating. Polling A/D conversion end interrupt request (INTAD0) and take measures such as removing the first conversion results.

★   **(10) A/D conversion result register (ADCR0) read operation**

When writing is performed to the A/D converter mode register (ADM0) and analog input channel specification register (ADS0), the contents of ADCR0 may become undefined. Read the conversion result following conversion completion before writing to ADM0, ADS0. Using a timing other than the above may cause an incorrect conversion result to be read.

[MEMO]

CHAPTER 14 10-BIT A/D CONVERTER (μPD780034, 780034Y SUBSERIES)

14.1 A/D Converter Functions

A/D converter is a 10-bit resolution converter that converts analog inputs into digital signals. It can control up to 8 analog input channels (ANI0 to ANI7).

(1) Hardware start

Conversion is started by trigger input (ADTRG: rising edge, falling edge, or both rising and falling edges can be specified).

(2) Software start

Conversion is started by setting the A/D converter mode register (ADM0).

Select one channel for analog input from ANI0 to ANI7 to start A/D conversion. In the case of hardware start, the A/D converter stops when A/D conversion is completed, and an interrupt request (INTAD0) is generated. In the case of software start, A/D conversion is repeated. Each time as A/D conversion operation ends, an interrupt request (INTAD0) is generated.

Figure 14-1. 10-Bit A/D Converter Block Diagram

Note The effective edge is specified by bit 3 of the EGP and EGN registers (See **Figure 19-5 External Interrupt Rising Edge Enable Register EGP, External Interrupt Falling Edge Enable Register EGN Format**.)

247

14.2 A/D Converter Configuration

A/D converter consists of the following hardware.

Table 14-1. A/D Converter Configuration

Item	Configuration
Analog input	8 channels (ANI0 to ANI7)
Registers	Successive approximation register (SAR) A/D conversion result register (ADCR0)
Control register	A/D converter mode register (ADM0) Analog input channel specification register (ADS0) External interrupt rising edge enable register (EGP) External interrupt falling edge enable register (EGN)

(1) Successive approximation register (SAR)

This register compares the analog input voltage value to the voltage tap (compare value) value applied from the series resistor string, and holds the result from the most significant bit (MSB).

When up to the least significant bit (LSB) is hold (end of A/D conversion), the SAR contents are transferred to the A/D conversion result register.

★ **(2) A/D conversion result register (ADCR0)**

This is a 16-bit register which stores the A/D conversion results. Lower 6-bit is fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register (SAR) and held by this register. ADCR0 is read by a 16-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets ADCR0 to 00H.

★ **Caution** **When writing is performed to the A/D converter mode register (ADM0) and analog input channel specification register (ADS01), the contents of ADCR0 may become undefined. Read the conversion result following conversion completion before writing to ADM0, ADS0. Using a timing other than the above may cause an incorrect conversion result to be read.**

(3) Sample & hold circuit

The sample & hold circuit samples each analog input signal sequentially applied from the input circuit, and sends it to the voltage comparator. This circuit holds the sampled analog input voltage value during A/D conversion.

(4) Voltage comparator

The voltage comparator compares the analog input to the series resistor string output voltage.

(5) Series resistor string

The series resistor string is connected between AV$_{REF}$ and AV$_{SS}$, and generates a voltage to be compared to the analog input.

(6) ANI0 to ANI7 pins

These are eight analog input pins to input analog signals to undergo A/D conversion to the A/D converter. ANI0 to ANI7 are dual-function pins that can also be used for digital input.

Cautions 1. Use ANI0 to ANI7 input voltages within the specification range. If a voltage higher than AV$_{REF}$ or lower than AV$_{SS}$ is applied (even if within the absolute maximum rating range), the conversion value of that channel will be undefined and the conversion values of other channels may also be affected.

2. Analog input (ANI0 to ANI7) pins are alternate function pins that can also be used as input port (P10 to P17) pins. When A/D conversion is performed by selecting any one of ANI0 through ANI7, do not execute any input instruction to port1 during conversion. It may cause the lower conversion resolution.

When a digital pulse is applied to a pin adjacent to the pin in the process of A/D conversion, A/D conversion values may not be obtained as expected due to coupling noise. Thus, do not apply any pulse to a pin adjacent to the pin in the process of A/D conversion.

(7) AV$_{REF}$ pin

This pin inputs the A/D converter reference voltage.

It converts signals input to ANI0 to ANI7 into digital signals according to the voltage applied between AV$_{REF}$ and AV$_{SS}$.

Caution   A series resistor string of approx. 10 kΩ is connected between the AV$_{REF}$ and AV$_{SS}$ pins. Therefore, when output impedance of the reference voltage is too high, it seems as if the AV$_{REF}$ pin and the series resistor string are connected in parallel. This may cause a greater reference voltage error.

(8) AV$_{SS}$ pin

This is the GND potential pin of the A/D converter. Always keep it at the same potential as the V$_{SS0}$ pin when not using the A/D converter.

(9) AV$_{DD}$ pin

This is the A/D converter analog power supply pin. Always keep it at the same potential as the V$_{DD0}$ pin even when not using the A/D converter.

14.3 Registers to Control A/D Converter

The following 4 types of registers are used to control A/D Converter.

- A/D converter mode register (ADM0)
- Analog input channel specification register (ADS0)
- External interrupt rising edge enable register (EGP)
- External interrupt falling edge enable register (EGN)

(1) A/D converter mode register (ADM0)

This register sets the conversion time for analog input to be A/D converted, conversion start/stop, and external trigger.

ADM0 is set by an 8-bit memory manipulation instruction.

$\overline{RESET}$ input sets ADM0 to 00H.

Figure 14-2. A/D Converter Mode Register (ADM0) Format

Address: FF80H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ADM0	ADCS0	TRG0	FR02	FR01	FR00	EGA01	EGA00	0

ADCS0	A/D Conversion Operation Control
0	Stop conversion operation.
1	Enable conversion operation.

TRG0	Software Start/Hardware Start Selection
0	Software start
1	Hardware start

FR02	FR01	FR00	Conversion Time Selection[Note 1]
0	0	0	144/f_x (17.1 μs)
1	0	1	120/f_x (14.3 μs)
0	1	0	96/f_x (Setting prohibited[Note 2])
1	0	0	72/f_x (Setting prohibited[Note 2])
1	0	1	60/f_x (Setting prohibited[Note 2])
1	1	0	48/f_x (Setting prohibited[Note 2])
Other than above			Setting prohibited

EGA01	EGA00	External Trigger Signal, Edge Specification
0	0	No edge detection
0	1	Falling edge detection
1	0	Rising edge detection
1	1	Both falling and rising edge detection

Notes 1. Set so that the A/D conversion time is 14 μs or more.

2. Setting prohibited because A/D conversion time is less than 14 μs.

Caution   **When rewrite FR00 to FR02 to other than the same data, stop A/D conversion operations once before performing it.**

Remarks 1. f_x: Main system clock oscillation frequency

2. Figures in parentheses are for operation with f_x = 8.38 MHz.

(2) Analog input channel specification register (ADS0)

This register specifies the analog voltage input port for A/D conversion.

ADS0 is set by an 8-bit memory manipulation.

RESET input sets ADS0 to 00H.

Figure 14-3. Analog Input Channel Specification Register (ADS0) Format

Address: FF81H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ADS0	0	0	0	0	0	ADS02	ADS01	ADS00

ADS02	ADS01	ADS00	Analog input channel specification
0	0	0	ANI0
0	0	1	ANI1
0	1	0	ANI2
0	1	1	ANI3
1	0	0	ANI4
1	0	1	ANI5
1	1	0	ANI6
1	1	1	ANI7

(3) External interrupt rising edge enable register (EGP), external interrupt falling edge enable register (EGN)

These registers specify the valid edge for INTP0 to INTP3.

EGP and EGN are set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets EGP and EGN to 00H.

Figure 14-4. External Interrupt Rising Edge Enable Register (EGP),
External Interrupt Falling Edge Enable Register (EGN) Format

Address: FF48H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
EGP	0	0	0	0	EGP3	EGP2	EGP1	EGP0

Address: FF49H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
EGN	0	0	0	0	EGN3	EGN2	ENG1	ENG0

EGPn	EGNn	INTPn Pin Valid Edge Selection (n = 0 to 3)
0	0	Interrupt disable
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

14.4 A/D Converter Operation

14.4.1 Basic operations of A/D converter

<1> Select one channel for A/D conversion with the analog input channel specification register (ADS0).

<2> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.

<3> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the input analog voltage is held until the A/D conversion operation is ended.

<4> Bit 9 of the successive approximation register (SAR) is set. The series resistor string voltage tap is set to (1/2) AV$_{REF}$ by the tap selector.

<5> The voltage difference between the series resistor string voltage tap and analog input is compared by the voltage comparator. If the analog input is greater than (1/2) AV$_{REF}$, the MSB of SAR remains set. If the analog input is smaller than (1/2) AV$_{REF}$, the MSB is reset.

<6> Next, bit 6 of SAR is automatically set, and the operation proceeds to the next comparison. The series resistor string voltage tap is selected according to the preset value of bit 9, as described below.

- Bit 9 = 1: (3/4) AV$_{REF}$
- Bit 9 = 0: (1/4) AV$_{REF}$

The voltage tap and analog input voltage are compared and bit 8 of SAR is manipulated as follows.

- Analog input voltage $\geq$ Voltage tap: Bit 8 = 1
- Analog input voltage < Voltage tap: Bit 8 = 0

<7> Comparison is continued in this way up to bit 0 of SAR.

<8> Upon completion of the comparison of 10 bits, an effective digital result value remains in SAR, and the result value is transferred to and latched in the A/D conversion result register (ADCR0).

At the same time, the A/D conversion end interrupt request (INTAD0) can also be generated.

Caution   The first A/D conversion value just after A/D conversion operations start may not fall within the rating.

Figure 14-5. Basic Operation of 10-Bit A/D Converter

A/D conversion operations are performed continuously until bit 7 (ADCS0) of the A/D converter mode register (ADM0) is reset (0) by software.

If a write operation is performed to the ADM0 or the analog input channel specification register (ADS0) during an A/D conversion operation, the conversion operation is initialized, and if the ADCS0 bit is set (1), conversion starts again from the beginning.

RESET input sets the A/D conversion result register (ADCR0) to 00H.

14.4.2 Input voltage and conversion results

The relationship between the analog input voltage input to the analog input pins (ANI0 to ANI7) and the A/D conversion result (stored in the A/D conversion result register (ADCR0)) is shown by the following expression.

$$ADCR0 = INT\left(\frac{V_{IN}}{AV_{REF}} \times 1024 + 0.5\right)$$

or

$$(ADCR0 - 0.5) \times \frac{AV_{REF}}{1024} \leq V_{IN} < (ADCR0 + 0.5) \times \frac{AV_{REF}}{1024}$$

where, INT( ) : Function which returns integer part of value in parentheses

V_{IN} : Analog input voltage

AV_{REF} : AV_{REF} pin voltage

ADCR0: A/D conversion result register (ADCR0) value

Figure 14-6 shows the relationship between the analog input voltage and the A/D conversion result.

Figure 14-6. Relationship between Analog Input Voltage and A/D Conversion Result

14.4.3 A/D converter operation mode

Select one analog input channel from among ANI0 to ANI7 by the analog input channel specification register (ADS0) to start A/D conversion.

A/D conversion can be started in either of the following two ways.

- Hardware start : Conversion is started by trigger input (rising edge, falling edge, or both rising and falling edges enabled).
- Software start : Conversion is started by specifying the A/D converter mode register (ADM0).

The A/D conversion result is stored in the A/D conversion result register (ADCR0), and the interrupt request signal (INTAD0) is simultaneously generated.

(1) A/D conversion by hardware start

When bit 6 (TRG0) and bit 7 (ADCS0) of the A/D converter mode register (ADM0) are set to 1, the A/D conversion standby state is set. When the external trigger signal (ADTRG) is intput, A/D conversion of the voltage applied to the analog input pin specified by the analog input channel specification register (ADS0) starts.

Upon the end of the A/D conversion, the conversion result is stored in the A/D conversion result register (ADCR0), and the interrupt request signal (INTAD0) is generated. After one A/D conversion operation is started and ended, the next conversion operation is not started until a new external trigger signal is input.

If ADS0 is rewritten during A/D conversion operation, the converter suspends A/D conversion and waits for a new external trigger signal to be input. When the external trigger input signal is reinput, A/D conversion is carried out from the beginning. If ADS0 is rewritten during A/D conversion waiting, A/D conversion starts when the following external trigger input signal is input.

If data with ADCS0 set to 0 is written to ADM0 during A/D conversion, the A/D conversion operation stops immediately.

Caution   When P03/INTP3/ADTRG is used as the external trigger input (ADTRG), specify the valid edge by bits 1, 2 (EGA00, EGA01) of A/D converter mode register (ADM0) and set the interrupt mask flag (PMK3) to 1.

Figure 14-7. A/D Conversion by Hardware Start (When Falling Edge is Specified)

Remarks 1. n = 0, 1, ..., 7
    2. m = 0, 1, ..., 7

255

(2) A/D conversion by software start

When bit 6 (TRG0) and bit 7 (ADCS0) of the A/D converter mode register (ADM0) are set to 0 and 1, respectively, A/D conversion of the voltage applied to the analog input pin specified by the analog input channel specification register (ADS0) starts.

Upon the end of the A/D conversion, the conversion result is stored in the A/D conversion result register (ADCR0), and the interrupt request signal (INTAD0) is generated. After one A/D conversion operation is started and ended, the next conversion operation is immediately started. A/D conversion operations are repeated until new data is written to ADS0.

If ADS0 is rewritten during A/D conversion, the converter suspends A/D conversion operation and A/D conversion of the new selected analog input channel starts.

If data with ADCS0 set to 0 is written to ADM0 during A/D conversion, the A/D conversion operation stops immediately.

Figure 14-8. A/D Conversion by Software Start

Remarks 1. n = 0, 1, ..., 7
       2. m = 0, 1, ..., 7

14.5 A/D Converter Cautions

(1) Current consumption in standby mode

A/D converter stops operating in the standby mode. At this time, current consumption can be reduced by stopping the conversion operation (by setting bit 7 (ADCS0) of the A/D converter mode register (ADM0) to 0). Figure 14-9 shows how to reduce the current consumption in the standby mode.

Figure 14-9. Example of Method of Reducing Current Consumption in Standby Mode

(2) Input range of ANI0 to ANI7

The input voltages of ANI0 to ANI7 should be within the specification range. In particular, if a voltage higher than AVREF or lower than AVSS is input (even if within the absolute maximum rating range), the conversion value of that channel will be undefined and the conversion values of other channels may also be affected.

(3) Contending operations

<1> Contention between A/D conversion result register (ADCR0) write and ADCR0 read by instruction upon the end of conversion

ADCR0 read is given priority. After the read operation, the new conversion result is written to ADCR0.

<2> Contention between ADCR0 write and external trigger signal input upon the end of conversion

The external trigger signal is not accepted during A/D conversion. Therefore, the external trigger signal is not accepted during ADCR0 write.

<3> Contention between ADCR0 write and A/D converter mode register (ADM0) write or analog input channel specification register (ADS0) write

ADM0 or ADS0 write is given priority. ADCR0 write is not performed, nor is the conversion end interrupt request signal (INTAD0) generated.

<4> Noise countermeasures

To maintain the 10-bit resolution, attention must be paid to noise input to pin AVREF and pins ANI0 to ANI7. Because the effect increases in proportion to the output impedance of the analog input source, it is recommended that a capacitor be connected externally as shown in Figure 14-10 to reduce noise.

Figure 14-10. Analog Input Pin Connector

(5) ANI0 to ANI7

The analog input pins (ANI0 to ANI7) also function as input/output port pins (P10 to P17).

When A/D conversion is performed with any of pins ANI0 to ANI7 selected, do not execute an input instruction to port 1 while conversion is in progress, as this may reduce the conversion resolution.

Also, if digital pulses are applied to a pin adjacent to the pin in the process of A/D conversion, the expected A/D conversion value may not be obtainable due to coupling noise. Therefore, avoid applying pulses to pins adjacent to the pin undergoing A/D conversion.

(6) AV$_{REF}$ pin input impedance

A series resistor string of approx. 10 kΩ is connected between the AV$_{REF}$ pin and the AV$_{SS}$ pin.

Therefore, when the output impedance of the reference voltage is too high, it seems as if the AV$_{REF}$ pin and the series resistor string are connected in parallel. This may cause a greater reference voltage error.

(7) Interrupt request flag (ADIF0)

The interrupt request flag (ADIF0) is not cleared even if the analog input channel specification register (ADS0) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and conversion end interrupt request flag for the pre-change analog input may be set just before the ADS0 rewrite. Caution is therefore required since, at this time, when ADIF0 is read immediately just after the ADS0 rewrite, ADIF0 is set despite the fact that the A/D conversion for the post-change analog input has not ended.

When A/D conversion is restarted after it is stopped, clear ADIF0 before restart.

Figure 14-11. A/D Conversion End Interrupt Request Generation Timing

Remarks 1. $n = 0, 1, ..., 7$

2. $m = 0, 1, ..., 7$

(8) AV$_{DD}$ pin

The AV$_{DD}$ pin is the analog circuit power supply pin. It supplies power to the input circuits of the ANI0 to ANI7 pins.

Therefore, be sure to apply the same potential as V$_{DD0}$ to this pin even for applications designed to switch to a backup battery for power supply.

Figure 14-12. AV$_{DD}$ Pin Connection

(9) Conversion results just after A/D conversion start

The first A/D conversion value just after A/D conversion operations start may not fall within the rating. Polling A/D conversion end interrupt request (INTAD0) and take measures such as removing the first conversion results.

★ **(10) A/D conversion result register (ADCR0) read operation**

When writing is performed to the A/D converter mode register (ADM0) and analog input channel specification register (ADS0), the contents of ADCR0 may become undefined. Read the conversion result following conversion completion before writing to ADM0, ADS0. Using a timing other than the above may cause an incorrect conversion result to be read.

CHAPTER 15 SERIAL INTERFACE OUTLINE

The μPD780024, 780034 Subseries and the μPD780024Y, 780034Y Subseries have differences in their interfaces. These differences are listed in Table 15-1.

Table 15-1. Differences between μPD780024, 780034 Subseries and μPD780024Y, 780034Y Subseries

Item		μPD780024, 780034	μPD780024Y, 780034Y	Relevant Section
UART0		√	√	CHAPTER 16
SIO3	SIO30	√	√	CHAPTER 17
	SIO31	√	—	
IIC0		—	√	CHAPTER 18

[MEMO]

CHAPTER 16 SERIAL INTERFACE (UART0)

16.1 Serial Interface Functions

The serial interface (UART0) has the following three modes.

(1) Operation stop mode
This mode is used when serial transfers are not performed to reduce power consumption.
For details, see **16.4.1 Operation stop mode**.

(2) Asynchronous serial interface (UART) mode
This mode enables full-duplex operation wherein one byte of data after the start bit is transmitted and received.
The on-chip baud rate generator dedicated to UART enables communications using a wide range of selectable baud rates. In addition, a baud rate can also be defined by dividing clocks input to the ASCK0 pin.
The UART baud rate generator can also be used to generate a MIDI-standard baud rate (31.25 kbps).
For details, see **16.4.2 Asynchronous serial interface (UART) mode**.

(3) Infrared data transfer mode
For details, see **16.4.3 Infrared data transfer mode**.

Figure 16-1 shows a block diagram of the serial interface (UART0) macro.

Figure 16-1. Serial Interface (UART0) Block Diagram

16.2 Serial Interface Configuration

The serial interface (UART0) includes the following hardware.

Table 16-1. Serial Interface (UART0) Configuration

Item	Configuration
Registers	Transmit shift register (TXS0) Receive shift register (RX0) Receive buffer register (RXB0)
Control registers	Asynchronous serial interface mode register (ASIM0) Asynchronous serial interface status register (ASIS0) Baud rate generator control register (BRGC0)

(1) Transmit shift register (TXS0)

This is the register for setting transmit data. Data written to TXS0 is transmitted as serial data.

When the data length is set as 7 bits, bits 0 to 6 of the data written to TXS0 are transferred as transmit data.

Writing data to TXS0 starts the transmit operation.

TXS0 can be written by an 8-bit memory manipulation instruction. It cannot be read.

$\overline{\text{RESET}}$ input sets TXS0 to FFH.

Caution   Do not write to TXS0 during a transmit operation.

The same address is assigned to TXS0 and the receive buffer register (RXB0). A read operation reads values from RXB0.

(2) Receive shift register (RX0)

This register converts serial data input via the RxD0 pin to parallel data. When one byte of data is received at this register, the receive data is transferred to the receive buffer register (RXB0).

RX0 cannot be manipulated directly by a program.

(3) Receive buffer register (RXB0)

This register is used to hold receive data. When one byte of data is received, one byte of new receive data is transferred from the receive shift register (RX0).

When the data length is set as 7 bits, receive data is sent to bits 0 to 6 of RXB0. In this case, the MSB of RXB0 always becomes 0.

RXB0 can be read by an 8-bit memory manipulation instruction. It cannot be written to.

$\overline{\text{RESET}}$ input sets RXB0 to FFH.

Caution   The same address is assigned to RXB0 and the transmit shift register (TXS0). During a write operation, values are written to TXS0.

(4) Transmission control circuit

The transmission control circuit controls transmit operations, such as adding a start bit, parity bit, and stop bit to data that is written to the transmit shift register (TXS0), based on the values set to the asynchronous serial interface mode register (ASIM0).

(5) Reception control circuit

The reception control circuit controls receive operations based on the values set to the asynchronous serial interface mode register (ASIM0). During a receive operation, it performs error checking, such as for parity errors, and sets various values to the asynchronous serial interface status register (ASIS0) according to the type of error that is detected.

16.3 Registers to Control Serial Interface

The serial interface (UART0) uses the following three types of registers for control functions.

- Asynchronous serial interface mode register (ASIM0)
- Asynchronous serial interface status register (ASIS0)
- Baud rate generator control register (BRGC0)

(1) Asynchronous serial interface mode register (ASIM0)

This is an 8-bit register that controls serial interface (UART0)'s serial transfer operations.

ASIM0 can be set by a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets ASIM0 to 00H.

Figure 16-2 shows the format of ASIM0.

Caution   In UART mode, set the port mode register (PMXX) as follows. Set the output latch to 0.
- **During receive operation**
  Set P23 (RXD0) to input mode (PM23 = 1)
- **During transmit operation**
  Set P24 (TXD0) to output mode (PM24 = 0)
- **During transmit/receive operation**
  Set P23 (RXD0) to input mode, and P24 to output mode

Figure 16-2. Asynchronous Serial Interface Mode Register (ASIM0) Format

Address: FFA0H After reset: 00H   R/W

Symbol	7	6	5	4	3	2	1	0
ASIM0	TXE0	RXE0	PS01	PS00	CL0	SL0	ISRM0	IRDAM0

TXE0	RXE0	Operation mode	RxD0/P23 pin function	TxD0/P24 pin function
0	0	Operation stop	Port function (P23)	Port function (P24)
0	1	UART mode (receive only)	Serial function (RxD0)	
1	0	UART mode (transmit only)	Port function (P23)	Serial function (T x D0)
1	1	UART mode (transmit and receive)	Serial function (RxD0)	

PS01	PS00	Parity bit specification
0	0	No parity
0	1	Zero parity always added during transmission No parity detection during reception (parity errors do not occur)
1	0	Odd parity
1	1	Even parity

CL0	Character length specification
0	7 bits
1	8 bits

SL0	Stop bit length specification for transmit data
0	1 bit
1	2 bits

ISRM0	Receive completion interrupt control when error occurs
0	Receive completion interrupt request is issued when an error occurs
1	Receive completion interrupt request is not issued when an error occurs

IRDAM0	Operation specified for infrared data transfer mode[Note 1]
0	UART (transmit/receive) mode
1	Infrared data transfer (transmit/receive) mode[Note 2]

Notes 1. The UART/infrared data transfer mode specification is controlled by TXE0 and RXE0.
  2. When using infrared data transfer mode, be sure to set "10H" to the baud rate generator control register (BRGC0).

Caution   Do not switch the operation mode until the current serial transmit/receive operation has stopped.

(2) Asynchronous serial interface status register (ASIS0)

When a receive error occurs during UART mode, this register indicates the type of error.

ASIS0 can be read by an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets ASIS0 to 00H.

Figure 16-3. Asynchronous Serial Interface Status Register (ASIS0) Format

Address: FFA1H After reset: 00H R

Symbol	7	6	5	4	3	2	1	0
ASIS0	0	0	0	0	0	PE0	FE0	OVE0

PE0	Parity error flag
0	No parity error
0	Parity error (Incorrect parity bit detected)

FE0	Framing error flag
0	No framing error
1	Framing error[Note 1] (Stop bit not detected)

OVE0	Overrun error flag
0	No overrun error
1	Overrun error[Note 2] (Next receive operation was completed before data was read from receive buffer register)

Notes 1. Even if a stop bit length is set to two bits by setting bit 2 (SL0) in the asynchronous serial interface mode register (ASIM0), stop bit detection during a receive operation only applies to a stop bit length of 1 bit.

2. Be sure to read the contents of the receive buffer register (RXB0) when an overrun error has occurred. Until the contents of RXB0 are read, further overrun errors will occur when receiving data.

(3) Baud rate generator control register (BRGC0)

This register sets the serial clock for serial interface.

BRGC0 can be set by an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets BRGC0 to 00H.

Figure 16-4 shows the format of BRGC0.

Figure 16-4. Baud Rate Generator Control Register (BRGC0) Format

Address: FFA2H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
BRGC0	0	TPS02	TPS01	TPS00	MDL03	MDL02	MDL01	MDL00

(f_X = 8.38 MHz)

TPS02	TPS01	TPS00	Source clock selection for 5-bit counter	n
0	0	0	P25/ASCK0	0
0	0	1	$f_X/2$	1
0	1	0	$f_X/2^2$	2
0	1	1	$f_X/2^3$	3
1	0	0	$f_X/2^4$	4
1	0	1	$f_X/2^5$	5
1	1	0	$f_X/2^6$	6
1	1	1	$f_X/2^7$	7

MDL03	MDL02	MDL01	MDL00	Input clock selection for baud rate generator	k
0	0	0	0	$f_{SCK}/16$	0
0	0	0	1	$f_{SCK}/17$	1
0	0	1	0	$f_{SCK}/18$	2
0	0	1	1	$f_{SCK}/19$	3
0	1	0	0	$f_{SCK}/20$	4
0	1	0	1	$f_{SCK}/21$	5
0	1	1	0	$f_{SCK}/22$	6
0	1	1	1	$f_{SCK}/23$	7
1	0	0	0	$f_{SCK}/24$	8
1	0	0	1	$f_{SCK}/25$	9
1	0	1	0	$f_{SCK}/26$	10
1	0	1	1	$f_{SCK}/27$	11
1	1	0	0	$f_{SCK}/28$	12
1	1	0	1	$f_{SCK}/29$	13
1	1	1	0	$f_{SCK}/30$	14
1	1	1	1	Setting prohibit	—

Cautions 1. Writing to BRGC0 during a communication operation may cause abnormal output from the baud rate generator and disable further communication operations. Therefore, do not write to BRGC0 during a communication operation.

2. Set 10H to BRGC0 when using in infrared data transfer mode.

Remarks 1. f_{SCK} : Source clock for 5-bit counter

2. n : Value set via TPS00 to TPS02 ($0 \leq n \leq 7$)

3. k : Value set via MDL00 to MDL03 ($0 \leq k \leq 14$)

16.4 Serial Interface Operations

This section explains the three modes of the serial interface (UART0).

16.4.1 Operation stop mode

Because serial transfer is not performed during this mode, the power consumption can be reduced.

In addition, pins can be used as ordinary ports.

(1) Register settings

Operation stop mode are set by the asynchronous serial interface mode register (ASIM0).

ASIM0 can be set by a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets ASIM0 to 00H.

Address: FFA0H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ASIM0	TXE0	RXE0	PS01	PS00	CL0	SL0	ISRM0	IRDAM0

TXE0	RXE0	Operation mode	RxD0/P23 pin function	TxD0/P24 pin function
0	0	Operation stop	Port function (P23)	Port function (P24)
0	1	UART mode (receive only)	Serial function (RxD0)	
1	0	UART mode (transmit only)	Port function (P23)	Serial function (TxD0)
1	1	UART mode (transmit and receive)	Serial function (RxD0)	

Caution **Do not switch the operation mode until the current serial transmit/receive operation has stopped.**

16.4.2 Asynchronous serial interface (UART) mode

This mode enables full-duplex operation wherein one byte of data after the start bit is transmitted or received.

The on-chip baud rate generator dedicated to UART enables communications using a wide range of selectable baud rates.

The UART baud rate generator can also be used to generate a MIDI-standard baud rate (31.25 kbps).

(1) Register settings

UART mode settings are performed by the asynchronous serial interface mode register (ASIM0), asynchronous serial interface status register (ASIS0), and the baud rate generator control register (BRGC0).

(a) Asynchronous serial interface mode register (ASIM0)

ASIM0 can be set by a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets ASIM0 to 00H.

Caution **In UART mode, set the port mode register (PMXX) as follows. Set the output latch to 0.**
- **During receive operation**
  Set P23 (RXD0) to input mode (PM23 = 1)
- **During transmit operation**
  Set P24 (TXD0) to output mode (PM24 = 0)
- **During transmit/receive operation**
  Set P23 (RXD0) to input mode, and P24 to output mode

269

Address: FFA0H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
ASIM0	TXE0	RXE0	PS01	PS00	CL0	SL0	ISRM0	IRDAM0

TXE0	RXE0	Operation mode	RxD0/P23 pin function	TxD0/P24 pin function
0	0	Operation stop	Port function (P23)	Port function (P24)
0	1	UART mode (receive only)	Serial function (RxD0)	
1	0	UART mode (transmit only)	Port function (P23)	Serial function (TxD0)
1	1	UART mode (transmit and receive)	Serial function (RxD0)	

PS01	PS00	Parity bit specification
0	0	No parity
0	1	Zero parity always added during transmission No parity detection during reception (parity errors do not occur)
1	0	Odd parity
1	1	Even parity

CL0	Character length specification
0	7 bits
0	8 bits

SL0	Stop bit length specification for transmit data
0	1 bit
1	2 bits

ISRM0	Receive completion interrupt control when error occurs
0	Receive completion interrupt request is issued when an error occurs
1	Receive completion interrupt request is not issued when an error occurs

IRDAM0	Operation specified for infrared data transfer mode[Note 1]
0	UART (transmit/receive) mode
1	Infrared data transfer (transmit/receive) mode[Note 2]

Notes 1. The UART/infrared data transfer mode specification is controlled by TXE0 and RXE0.
2. When using infrared data transfer mode, be sure to set the baud rate generator control register (BRGC0) to 10H.

Caution   Do not switch the operation mode until the current serial transmit/receive operation has stopped.

(b) Asynchronous serial interface status register (ASIS0)

ASIS0 can be read by an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets ASIS0 to 00H.

Address: FFA1H After reset: 00H R

Symbol	7	6	5	4	3	2	1	0
ASIS0	0	0	0	0	0	PE0	FE0	OVE0

PE0	Parity error flag
0	No parity error
1	Parity error (Incorrect parity bit detected)

FE0	Framing error flag
0	No framing error
1	Framing error[Note 1] (Stop bit not detected)

OVE0	Overrun error flag
0	No overrun error
1	Overrun error[Note 2] (Next receive operation was completed before data was read from receive buffer register)

Notes 1. Even if a stop bit length is set to two bits by setting bit 2 (SL0) in the asynchronous serial interface mode register (ASIM0), stop bit detection during a receive operation only applies to a stop bit length of 1 bit.

2. Be sure to read the contents of the receive buffer register (RXB0) when an overrun error has occurred.

Until the contents of RXB0 are read, further overrun errors will occur when receiving data.

(c) Baud rate generator control register (BRGC0)

BRGC0 can be set by an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets BRGC0 to 00H.

Address: FFA2H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
BRGC0	0	TPS02	TPS01	TPS00	MDL03	MDL02	MDL01	MDL00

$(f_X = 8.38 \text{ MHz})$

TPS02	TPS01	TPS00	Source clock selection for 5-bit counter	n
0	0	0	P25/ASCK0	0
0	0	1	$f_X/2$	1
0	1	0	$f_X/2^2$	2
0	1	1	$f_X/2^3$	3
1	0	0	$f_X/2^4$	4
1	0	1	$f_X/2^5$	5
1	1	0	$f_X/2^6$	6
1	1	1	$f_X/2^7$	7

MDL03	MDL02	MDL01	MDL00	Input clock selection for baud rate generator	k
0	0	0	0	$f_{SCK}/16$	0
0	0	0	1	$f_{SCK}/17$	1
0	0	1	0	$f_{SCK}/18$	2
0	0	1	1	$f_{SCK}/19$	3
0	1	0	0	$f_{SCK}/20$	4
0	1	0	1	$f_{SCK}/21$	5
0	1	1	0	$f_{SCK}/22$	6
0	1	1	1	$f_{SCK}/23$	7
1	0	0	0	$f_{SCK}/24$	8
1	0	0	1	$f_{SCK}/25$	9
1	0	1	0	$f_{SCK}/26$	10
1	0	1	1	$f_{SCK}/27$	11
1	1	0	0	$f_{SCK}/28$	12
1	1	0	1	$f_{SCK}/29$	13
1	1	1	0	$f_{SCK}/30$	14
1	1	1	1	Setting prohibit	—

Cautions 1. Writing to BRGC0 during a communication operation may cause abnormal output from the baud rate generator and disable further communication operations. Therefore, do not write to BRGC0 during a communication operation.

2. Set 10H to BRGC0 when using infrared data transfer mode.

Remarks 1. f_{SCK} : Source clock for 5-bit counter

2. n : Value set via TPS00 to TPS02 ($0 \leq n \leq 7$)

3. k : Value set via MDL00 to MDL03 ($0 \leq k \leq 14$)

The transmit/receive clock that is used to generate the baud rate is obtained by dividing the main system clock.

- Transmit/receive clock generation for baud rate by using main system clock
  The main system clock is divided to generate the transmit/receive clock. The baud rate generated from the main system clock is determined according to the following formula.

$$[\text{Baud rate}] = \frac{f_X}{2^{n+1}(k + 16)} \ [\text{Hz}]$$

f_X : Oscillation frequency of main system clock
n : Value set via TPS00 to TPS02 ($0 \leq n \leq 7$)
    For details, see Table 16-2.
k : Value set via MDL00 to MDL03 ($0 \leq k \leq 14$)

Table 16-2 shows the relationship between the 5-bit counter's source clock assigned to bits 4 to 6 (TPS00 to TPS02) of BRGC0 and the "n" value in the above formula.

Table 16-2. Relationship between 5-Bit Counter's Source Clock and "n" Value

TPS02	TPS01	TPS00	5-bit counter's source clock selected	n
0	0	0	P25/ASCK0	0
0	0	1	$f_X/2$	1
0	1	0	$f_X/2^2$	2
0	1	1	$f_X/2^3$	3
1	0	0	$f_X/2^4$	4
1	0	1	$f_X/2^5$	5
1	1	0	$f_X/2^6$	6
1	1	1	$f_X/2^7$	7

Remark f_X: Oscillation frequency of main system clock

- **Error tolerance range for baud rates**

  The tolerance range for baud rates depends on the number of bits per frame and the counter's division rate [1/(16 + k)].

  Table 16-3 describes the relationship between the main system clock and the baud rate and Figure 16-5 shows an example of a baud rate error tolerance range.

Table 16-3. Relationship between Main System Clock and Baud Rate

Baud rate (bps)	f_X = 8.386 MHz		f_X = 8.000 MHz		f_X = 7.3728 MHz		f_X = 5.000 MHz		f_X = 4.1943 MHz	
	BRGC0	ERR (%)	BRGC0	ERR (%)	BRGC0	ERR (%)	BRGC0	ERR (%)	BRGC0	ERR (%)
600	–	–	–	–	–	–	–	–	7BH	1.14
1200	7BH	1.10	7AH	0.16	78H	0	70H	1.73	6BH	1.14
2400	6BH	1.10	6AH	0.16	68H	0	60H	1.73	5BH	1.14
4800	5BH	1.10	5AH	0.16	58H	0	50H	1.73	4BH	1.14
9600	4BH	1.10	4AH	0.16	48H	0	40H	1.73	3BH	1.14
19200	3BH	1.10	3AH	0.16	38H	0	30H	1.73	2BH	1.14
31250	31H	−1.3	30H	0	2DH	1.70	24H	0	21H	−1.3
38400	2BH	1.10	2AH	0.16	28H	0	20H	1.73	1BH	1.14
76800	1BH	1.10	1AH	0.16	18H	0	10H	1.73	–	–
115200	12H	1.10	11H	2.12	10H	0	–	–	–	–
Infrared data transfer mode[Note]	65536 bps		62500 bps		115200 bps		39063 bps		32768 bps	

Note The UART/infrared data transfer mode specification is controlled by TXE0 and RXE0.

When using the infrared data transfer mode, be sure to set the baud rate generator control register (BRGC0) as follows.

- k = 0 (MDL0 to MDL3 = 0000)
- n = 1 (TPS00 to TPS02 = 001)

Remark f_X : Oscillation frequency of main system clock

n : Value set via TPS00 to TPS02 ($0 \leq n \leq 7$)

k : Value set via MDL00 to MDL03 ($0 \leq k \leq 14$)

Figure 16-5. Error Tolerance (when k = 0), Including Sampling Errors

Remark T: 5-bit counter's source clock cycle

Baud rate error tolerance (when k = 0) = $\dfrac{\pm 15.5}{320} \times 100 = 4.8438$ (%)

(2) Communication operations

(a) Data format

Figure 16-6 shows the format of the transmit/receive data.

Figure 16-6. Format of Transmit/Receive Data in Asynchronous Serial Interface

1 data frame consists of the following bits.

- Start bit .... 1 bit
- Character bits ... 7 bits or 8 bits
- Parity bit .... Even parity, odd parity, zero parity, or no parity
- Stop bit(s) .... 1 bit or 2 bits

The asynchronous serial interface mode register (ASIM0) is used to set the character bit length, parity selection, and stop bit length within each data frame.

When "7 bits" is selected as the number of character bits, only the low-order 7 bits (bits 0 to 6) are valid, so that during a transmission the highest bit (bit 7) is ignored and during reception the highest bit (bit 7) must be set to "0".

The ASIM0 and the baud rate generator control register (BRGC0) are used to set the serial transfer rate.

If a receive error occurs, information about the receive error can be recognized by reading the asynchronous serial interface status register (ASIS0).

(b) Parity types and operations

The parity bit is used to detect bit errors in transfer data. Usually, the same type of parity bit is used by the transmitting and receiving sides. When odd parity or even parity is set, errors in the parity bit (the odd-number bit) can be detected. When zero parity or no parity is set, errors are not detected.

(i) Even parity

- During transmission
  The number of bits in transmit data that includes a parity bit is controlled so that there are an even number of bits whose value is 1. The value of the parity bit is as follows.

  If the transmit data contains an odd number of bits whose value is 1: the parity bit is "1"
  If the transmit data contains an even number of bits whose value is 1: the parity bit is "0"

- During reception
  The number of bits whose value is 1 is counted among the transfer data that include a parity bit, and a parity error occurs when the counted result is an odd number.

(ii) Odd parity

- During transmission
  The number of bits in transmit data that includes a parity bit is controlled so that there is an odd number of bits whose value is 1. The value of the parity bit is as follows.

  If the transmit data contains an odd number of bits whose value is 1: the parity bit is "0"
  If the transmit data contains an even number of bits whose value is 1: the parity bit is "1"

- During reception
  The number of bits whose value is 1 is counted among the transfer data that include a parity bit, and a parity error occurs when the counted result is an even number.

(iii) Zero parity

During transmission, the parity bit is set to "0" regardless of the transmit data.
During reception, the parity bit is not checked. Therefore, no parity errors will occur regardless of whether the parity bit is a "0" or a "1".

(iv) No parity

No parity bit is added to the transmit data.
During reception, receive data is regarded as having no parity bit. Since there is no parity bit, no parity errors will occur.

(c) Transmission

The transmit operation is started when transmit data is written to the transmit shift register (TXS0). A start bit, parity bit, and stop bit(s) are automatically added to the data.

Starting the transmit operation shifts out the data in TXS0, thereby emptying TXS0, after which a transmit completion interrupt request (INTST0) is issued.

The timing of the transmit completion interrupt request is shown in Figure 16-7.

Figure 16-7. Timing of Asynchronous Serial Interface Transmit Completion Interrupt Request

(i) Stop bit length: 1 bit

(ii) Stop bit length: 2 bits

Caution   Do not rewrite to the asynchronous serial interface mode register (ASIM0) during a transmit operation. Rewriting ASIM0 register during a transmit operation may disable further transmit operations (in such cases, enter a $\overline{\text{RESET}}$ to restore normal operation). Whether or not a transmit operation is in progress can be determined via software using the transmit completion interrupt request (INTST0) or the interrupt request flag (STIF0) that is set by INTST0.

(d) Reception

The receive operation is enabled when "1" is set to bit 6 (RXE0) of the asynchronous serial interface mode register (ASIM0), and input via the RxD0 pin is sampled.

The serial clock specified by ASIM0 is used to sample the RxD0 pin.

When the RxD0 pin goes low, the 5-bit counter of the baud rate generator begins counting and the start timing signal for data sampling is output when half of the specified baud rate time has elapsed. If sampling the RxD0 pin input with this start timing signal yields a low-level result, a start bit is recognized, after which the 5-bit counter is initialized and starts counting and data sampling begins. After the start bit is recognized, the character data, parity bit, and one-bit stop bit are detected, at which point reception of one data frame is completed.

Once reception of one data frame is completed, the receive data in the shift register is transferred to the receive buffer register (RXB0) and a receive completion interrupt request (INTSR0) occurs.

Even if an error has occurred, the receive data in which the error occurred is still transferred to RXB0. When ASIM0 bit 1 (ISRM0) is cleared (0) upon occurrence of an error, INTSR0 occurs (see Figure 16-9). When ISRM0 bit is set (1), INTSR0 does not occurr.

If the RXE0 bit is reset (to "0") during a receive operation, the receive operation is stopped immediately. At this time, the contents of RXB0 and ASIS0 do not change, nor does INTSR0 or INTSER0 occur.

Figure 16-8 shows the timing of the asynchronous serial interface receive completion interrupt request.

Figure 16-8. Timing of Asynchronous Serial Interface Receive Completion Interrupt Request

Caution **Be sure to read the contents of the receive buffer register (RXB0) even when a receive error has occurred. Overrun errors will occur during the next data receive operations and the receive error status will remain until the contents of RXB0 are read.**

(e) Receive errors

Three types of errors can occur during a receive operation: parity error, framing error, or overrun error. If, as the result of data reception, an error flag is set to the asynchronous serial interface status register (ASIS0), a receive error interrupt request (INTSER0) will occur. Receive error interrupts requests are generated before receiving completion interrupts request (INTSR0). Table 16-4 lists the causes behind receive errors.

As part of receive error interrupt request (INTSER0) servicing, the contents of ASIS0 can be read to determine which type of error occurred during the receive operation (see Table 16-4 and Figure 16-9).

The contents of ASIS0 are reset (to "0") when the receive buffer register (RXB0) is read or when the next data is received (if the next data contains an error, its error flag will be set).

Table 16-4. Causes of Receive Errors

Receive error	Cause	ASIS0 value
Parity error	Parity specified during transmission does not match parity of receive data	04H
Framing error	Stop bit was not detected	02H
Overrun error	Reception of the next data was completed before data was read from the receive buffer register	01H

Figure 16-9. Receive Error Timing

Note If a receive error occurs when ISRM0 bit has been set (1), INTSR0 does not occur.

Cautions 1. The contents of ASIS0 are reset (to "0") when the receive buffer register (RXB0) is read or when the next data is received. To obtain information about the error, be sure to read the contents of ASIS0 before reading RXB0.

2. Be sure to read the contents of the receive buffer register (RXB0) even when a receive error has occurred. Overrun errors will occur during the next data receive operations and the receive error status will remain until the contents of RXB0 are read.

16.4.3 Infrared data transfer mode

In infrared data transfer mode, the following data format pulse output and pulse receiving are enabled. The relationship between the main system clock and baud rate is shown in table 16-3.

(1) Data format

Figure 16-10 compares the data format used in UART mode with that used in infrared data transfer mode.

The IR (infrared) frame corresponds to the bit string of the UART frame, which consists of pulses – a start bit, eight data bits, and a stop bit.

The length of the electrical pulses that are used to transmit and receive in an IR frame is 3/16 the length of the cycle time for one bit (i.e., the "bit time"). This pulse (whose width is 3/16 the length of one bit time) rises from the middle of the bit time (see the figure below).

Pulse width = 3/16 bit time

Figure 16-10. Data Format Comparison between Infrared Data Transfer Mode and UART Mode

(2) Bit rate and pulse width

Table 16-5 lists bit rates, bit rate error tolerances, and pulse width values.

Table 16-5. Bit Rate and Pulse Width Values

Bit rate (kbits/s)	Bit rate error tolerance (% of bit rate)	Pulse width minimum value (μs) **Note 2**	3/16 pulse width <nominal value> (μs)	Maximum pulse width (μs)
115.2 **Note 1**	+/– 0.87	1.41	1.63	2.71

Notes 1. At the operation time with f_X = 7.3728 MHz

2. When a digital noise elimination circuit is used in a microcontroller operating at 1.41 MHz or above.

Caution **When using the baud rate generator control register (BRGC0) in infrared data transfer mode, set 10H to it.**

Remark f_X: main system clock oscillation frequency

(3) Input data and internal signals

• **Transmit operation timing**

• **Receive operation timing**
Data reception is delayed for one-half of the specified baud rate.

[MEMO]

CHAPTER 17 SERIAL INTERFACE (SIO3)

The serial interface (SIO3) incorporates two 3-wire serial I/O mode channels (SIO30, SIO31).

These two channels have exactly the same functions.

Therefore, unless otherwise specified, the SIO30 is used throughout this chapter to describe the functions of both the SIO30 and SIO31. If using the SIO31, refer to Table 17-1 for the register, bit, and pin names.

Caution   The μPD780024Y and 780034Y Subseries products do not have the SIO31.

Table 17-1. SIO30 and SIO31 Naming Differences

Item	SIO30	SIO31
Pins	P20/SI30 P21/SO30 P22/$\overline{\text{SCK30}}$	P34/SI31 P35/SO31 P36/$\overline{\text{SCK31}}$
Serial operation mode register 3	CSIM30	CSIM31
Address of serial operation mode register 3	FFB0H	FFB8H
Bit name of serial operation mode register 3	CSIE30 MODE30 SCL301 SCL300	CSIE31 MODE31 SCL311 SCL310
Serial I/O shift register 3	SIO30	SIO31
Address of serial I/O shift register 3	FF1AH	FF1BH
Interrupt request	INTCSI30	INTCSI31
Interrupt control register and bits mentioned in this chapter	CSIIF30 CSIMK30 CSIPR30	CSIIF31 CSIMK31 CSIPR31

17.1 Serial Interface Functions

The serial interface (SIO3) has the following two modes.

(1) Operation stop mode

This mode is used when serial transfers are not performed. For details, see **17.4.1 Operation stop mode**.

(2) 3-wire serial I/O mode (fixed as MSB first)

This is an 8-bit data transfer mode using three lines: a serial clock line ($\overline{SCK30}$), serial output line (SO30), and serial input line (SI30).

Since simultaneous transmit and receive operations are enabled in 3-wire serial I/O mode, the processing time for data transfers is reduced.

The first bit of the serial transferred 8-bit data is fixed as the MSB.

3-wire serial I/O mode is useful for connection to a peripheral I/O incorporating a clock-synchronous serial interface, or a display controller, etc. For details see **17.4.2 3-wire serial I/O mode**.

Figure 17-1 shows a block diagram of the serial interface (SIO30).

Figure 17-1. Serial Interface (SIO30) Block Diagram

17.2 Serial Interface Configuration

The serial interface (SIO30) includes the following hardware.

Table 17-2. Serial Interface (SIO30) Configuration

Item	Configuration
Registers	Serial I/O shift register 30 (SIO30)
Control registers	Serial operation mode register 30 (CSIM30)

(1) Serial I/O shift register 30 (SIO30)

This is an 8-bit register that performs parallel-serial conversion and serial transmit/receive (shift operations) synchronized with the serial clock.

SIO30 is set by an 8-bit memory manipulation instruction.

When "1" is set to bit 7 (CSIE30) of the serial operation mode register 30 (CSIM30), a serial operation can be started by writing data to or reading data from SIO30.

When transmitting, data written to SIO30 is output to the serial output (SO30).

When receiving, data is read from the serial input (SI30) and written to SIO30.

$\overline{\text{RESET}}$ input resets SIO30 to 00H.

Caution   Do not access SIO30 during a transmit operation unless the access is triggered by a transfer start. (Read operation is disabled when MODE0 = 0 and write operation is disabled when MODE0 = 1.)

17.3 Register to Control Serial Interface

The serial interface (SIO30) uses the following type of register to control functions.

- Serial operation mode register 30 (CSIM30)

(1) Serial operation mode register 30 (CSIM30)

This register is used to enable or disable SIO30's serial clock, operation modes, and specific operations.

CSIM30 can be set by a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets CSIM30 to 00H.

Caution **In 3-wire serial I/O mode, set the port mode register (PMXX) as follows. Set the output latch to 0.**
- **During serial clock output (master transmission or master reception)**
  Set P22 ($\overline{\text{SCK30}}$) to output mode (PM22 = 0)
- **During serial clock input (slave transmission or slave reception)**
  Set P22 to input mode (PM22 = 1)
- **During transmit/transmit and receive mode**
  Set P21 (SO30) to output mode (PM21 = 0)
- **During receive mode**
  Set P20 (SI30) to input mode (PM20 = 1)

Figure 17-2. Serial Operation Mode Register 30 (CSIM30) Format

Address: FFB0H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
CSIM30	CSIE30	0	0	0	0	MODE0	SCL301	SCL300

CSIE30	Enable/disable specification for SIO30		
	Shift register operation	Serial counter	Port
0	Operation stop	Clear	Port function[Note 1]
1	Operation enable	Count operation enable	Serial function + port function[Note 2]

MODE0	Transfer operation modes and flags		
	Operation mode	Transfer start trigger	SO30 output
0	Transmit/transmit and receive mode	Write to SIO30	Normal output
1	Receive-only mode	Read from SIO30	Fixed at low level

SCL301	SCL300	Clock selection
0	0	External clock input to $\overline{\text{SCK30}}$
0	1	$f_x/2^3$ (1.05 MHz)
1	0	$f_x/2^4$ (524 kHz)
1	1	$f_x/2^5$ (262 kHz)

Notes 1. When CSIE30 = 0 (SIO30 operation stop status), the pins SI30, SO30, and $\overline{\text{SCK30}}$ can be used for port functions.

★ **2.** When CSIE30 = 1 (SIO30 operation enabled state), the SI30 pin can be used as a port pin if only the send function is used, and the SO30 pin can be used as a port pin if only the receive-only mode is used.

Remarks 1. fx: main system clock oscillation frequency

2. Figures in parentheses are for operation with fx = 8.38 MHz.

17.4   Serial Interface Operations

This section explains on two modes of serial interface SIO3.

17.4.1 Operation stop mode

Because the serial transfer is not performed during this mode, the power consumption can be reduced.

In addition, pins can be used as normal I/O ports.

(1) Register settings

Operation stop mode are set by the serial operation mode register 30 (CSIM30).

CSIM30 can be set by a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets CSIM0 to 00H.

Address: FFB0H After reset: 00H   R/W

Symbol	7	6	5	4	3	2	1	0
CSIM30	CSIE30	0	0	0	0	MODE0	SCL301	SCL300

CSIE30	SIO30 operation enable/disable specification		
	Shift register operation	Serial counter	Port
0	Operation stop	Clear	Port function[Note 1]
1	Operation enable	Count operation enable	Serial function + port function[Note 2]

Notes 1. When CSIE30 = 0 (SIO30 operation stop status), the pins SI30, SO30, and $\overline{\text{SCK30}}$ can be used for port functions.

★ **2.** When CSIE30 = 1 (SIO30 operation enabled state), the SI30 pin can be used as a port pin if only the send function is used, and the SO30 pin can be used as a port pin if only the receive-only mode is used.

17.4.2 3-wire serial I/O mode

The 3-wire serial I/O mode is useful for connection to a peripheral I/O incorporating a clock-synchronous serial interface, a display controller, etc.

This mode executes data transfers via three lines: a serial clock line ($\overline{\text{SCK30}}$), serial output line (SO30), and serial input line (SI30).

### (1) Register settings

3-wire serial I/O mode is set by the serial operation mode register 30 (CSIM30).

CSIM30 can be set by a 1-bit or 8-bit memory manipulation instructions.

$\overline{\text{RESET}}$ input sets CSIM30 to 00H .

Caution **In 3-wire serial I/O mode, set the port mode register (PMXX) as follows. Set the output latch to 0.**
- **During serial clock output (master transmission or master reception)**
  Set P22 ($\overline{\text{SCK30}}$) to output mode (PM22 = 0)
- **During serial clock input (slave transmission or slave reception)**
  Set P22 to input mode (PM22 = 1)
- **During transmit/transmit and receive mode**
  Set P21 (SO30) to output mode (PM21 = 0)
- **During receive mode**
  Set P20 (SI30) to input mode (PM20 = 1)

Address: FFB0H After reset: 00H   R/W

Symbol	7	6	5	4	3	2	1	0
CSIM30	CSIE30	0	0	0	0	MODE0	SCL301	SCL300

CSIE30	Enable/disable specification for SIO30		
	Shift register operation	Serial counter	Port
0	Operation stop	Clear	Port function[Note 1]
1	Operation enable	Count operation enable	Serial function + port function[Note 2]

MODE0	Transfer operation modes and flags		
	Operation mode	Transfer start trigger	SO30 output
0	Transmit/transmit and receive mode	Write to SIO30	Normal output
1	Receive-only mode	Read from SIO30	Fixed at low level

SCL301	SCL300	Clock selection
0	0	External clock input to $\overline{\text{SCK30}}$
0	1	$f_X/2^3$ (1.05 MHz)
1	0	$f_X/2^4$ (524 kHz)
1	1	$f_X/2^5$ (262 kHz)

Notes 1. When CSIE30 = 0 (SIO30 operation stop status), the pins SI30, SO30, and $\overline{\text{SCK30}}$ can be used for port functions.

★ **2.** When CSIE30 = 1 (SIO30 operation enabled state), the SI30 pin can be used as a port pin if only the send function is used, and the SO30 pin can be used as a port pin if only the receive-only mode is used.

Remarks 1. fx: main system clock oscillation frequency

2. Figures in parentheses are for operation with fx = 8.38 MHz.

(2) Communication Operations

In the three-wire serial I/O mode, data is transmitted and received in 8-bit units. Each bit of data is sent or received in synchronization with the serial clock.

The serial I/O shift register 30 (SIO30) is shifted in synchronization with the falling edge of the serial clock. Transmission data is held in the SO30 latch and is output from the SO30 pin. Data that is received via the SI30 pin in synchronization with the rising edge of the serial clock is latched to SIO30.

Completion of an 8-bit transfer automatically stops operation of SIO30 and sets interrupt request flag (CSIIF30).

Figure 17-3. Timing of 3-Wire Serial I/O Mode

Transfer starts in synchronization with the $\overline{\text{SCK30}}$ falling edge

(3) Transfer start

A serial transfer starts when the following two conditions have been satisfied and transfer data has been set (or read) to serial I/O shift register 30 (SIO30).

- The SIO30 operation control bit (CSIE30) = 1
- After an 8-bit serial transfer, either the internal serial clock is stopped or $\overline{\text{SCK30}}$ is set to high level.
- Transmit/transmit and receive mode
  When CSIE30 = 1 and MODE0 = 0, transfer starts when writing to SIO30.
- Receive-only mode
  When CSIE30 = 1 and MODE0 = 1, transfer starts when reading from SIO30.

Caution   After data has been written to SIO30, transfer will not start even if the CSIE30 bit value is set to "1".

Completion of an 8-bit transfer automatically stops the serial transfer operation and interrupt request flag (CSIIF30) is set.

[MEMO]

18.1 Serial Interface Functions

The serial interface (IIC0) has the following two modes.

(1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

(2) I^{2}C bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCL0) line and a serial data bus (SDA0) line.

This mode complies with the I^{2}C bus format and can output "start condition", "data", and "stop condition" data segments when transmitting via the serial data bus. These data segments are automatically detected by hardware during reception.

Since SCL0 and SDA0 are open-drain outputs, the IIC0 requires pull-up resistors for the serial clock line (SCL0) and the serial data bus line (SDA0).

Figure 18-1 shows a block diagram of serial interface (IIC0).

Figure 18-1. Serial Interface (IIC0) Block Diagram

Figure 18-2 shows a serial bus configuration example.

Figure 18-2. Serial Bus Configuration Example Using I²C Bus

18.2 Serial Interface Configuration

The serial interface (IIC0) includes the following hardware.

Table 18-1. Serial Interface (IIC0) Configuration

Item	Configuration
Registers	IIC shift register (IIC0) Slave address register (SVA0)
Control registers	IIC control register (IICC0) IIC status register (IICS0) IIC clock select register (IICCL0)

(1) IIC shift register (IIC0)

IIC0 is used to convert 8-bit serial data to 8-bit parallel data and to convert 8-bit parallel data to 8-bit serial data.

IIC0 can be used for both transmission and reception.

Write and read operations to IIC0 are used to control the actual transmit and receive operations.

IIC0 is set by an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets the IIC0 00H.

(2) Slave address register (SVA0)

This register sets local addresses when in slave mode.

SVA0 is set by an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets SVA0 to 00H.

(3) SO0 latch

The SO0 latch is used to retain the SDA0 pin's output level.

(4) Wake-up control circuit

This circuit generates an interrupt request when the address received by this register matches the address value set to the slave address register (SVA0) or when an extension code is received.

(5) Clock selector

This selects the sampling clock to be used.

(6) Serial clock counter

This counter counts the serial clocks that are output or input during transmit/receive operations and is used to verify that 8-bit data was sent or received.

(7) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIIC0).

An I²C interrupt request is generated following either of two triggers.

- Eighth or ninth clock of the serial clock (set by WTIM0 bit) **Note**
- Interrupt request generated when a stop condition is detected (set by SPIE0 bit) **Note**

Note WTIM0 bit : bit 3 of the IIC control register (IICC0)
     SPIE0 bit : bit 4 of the IIC control register (IICC0)

(8) Serial clock control circuit

During master mode, this circuit generates the clock output via the SCL0 pin from a sampling clock.

(9) Serial clock wait control circuit

This circuit controls the wait timing.

(10) ACK output circuit, stop condition detection circuit, start condition detection circuit, and ACK detection circuit

These circuits are used to output and detect various control signals.

(11) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

18.3 Registers to Control Serial Interface

Serial interface (IIC0) is controlled via three types of registers.

- IIC control register (IICC0)
- IIC status register (IICS0)
- IIC clock select register (IICCL0)

The following registers are also used.

- IIC shift register (IIC0)
- Slave address register (SVA0)

(1) IIC control register (IICC0)

This register is used to enable/disable I^2C operations, set wait timing, and set other I^2C operations.

IICC0 can be set by a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets IICC0 to 00H.

  Caution In I^2C bus mode, set the port mode register (PMXX) as follows. Set the output latch to 0.
     • Set P32 (SDA0) to output mode (PM32 = 0)
★   **• Set P33 (SCL0) to output mode (PM33 = 0)**

Figure 18-3. IIC Control Register (IICC0) Format (1/3)

Address: FFA8H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
IICC0	IICE0	LREL0	WREL0	SPIE0	WTIM0	ACKE0	STT0	SPT0

IICE0	I^2C operation enable	
0	Stops operation. Presets expansion register (IICS0). Stops internal operation.	
1	Enables operation.	
Condition for clearing (IICE0 = 0)		Condition for setting (IICE0 = 1)
• Cleared by instruction • When $\overline{\text{RESET}}$ is input		• Set by instruction

LREL0	Exit from communications	
0	Normal operation	
1	This exits from the current communications operation and sets standby mode. This setting is automatically cleared after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCL0 and SDA0 lines go into the high impedance state. The following flags are cleared. • STD0 • ACKD0 • TRC0 • COI0 • EXC0 • MSTS0 • STT0 • SPT0	
The standby mode following exit from communications remains in effect until the following communications entry conditions are met. • After a stop condition is detected, restart is in master mode. • An address match or extension code reception occurs after the start condition.		
Condition for clearing (LREL0 = 0) **Note**		Condition for setting (LREL0 = 1)
• Automatically cleared after execution • When $\overline{\text{RESET}}$ is input		• Set by instruction

WREL0	Cancel wait	
0	Does not cancel wait	
1	Cancels wait. This setting is automatically cleared after wait is canceled.	
Condition for clearing (WREL0 = 0) **Note**		Condition for setting (WREL0 = 1)
• Automatically cleared after execution • When $\overline{\text{RESET}}$ is input		• Set by instruction

SPIE0	Enable/disable generation of interrupt request when stop condition is detected	
0	Disable	
1	Enable	
Condition for clearing (SPIE0 = 0) **Note**		Condition for setting (SPIE0 = 1)
• Cleared by instruction • When $\overline{\text{RESET}}$ is input		• Set by instruction

Note This flag's signal is invalid when IICE0 = 0.

Figure 18-3. IIC Control Register (IICC0) Format (2/3)

WTIM0	Control of wait and interrupt request generation
0	Interrupt request is generated at the eighth clock's falling edge. Master mode : After output of eight clocks, clock output is set to low level and wait is set. Slave mode : After input of eight clocks, the clock is set to low level and wait is set for master device.
1	Interrupt request is generated at the ninth clock's falling edge. Master mode : After output of nine clocks, clock output is set to low level and wait is set. Slave mode : After input of nine clocks, the clock is set to low level and wait is set for master device.

This bit's setting is invalid during an address transfer and is valid after the transfer is completed. When in master mode, a wait is inserted at the falling edge of the ninth clock during address transfers. For a slave device that has received a local address, a wait is inserted at the falling edge of the ninth clock after an ACK signal is issued. When the slave device has received an extension code, a wait is inserted at the falling edge of the eighth clock.

Condition for clearing (WTIM0 = 0) **Note**	Condition for setting (WTIM0 = 1)
• Cleared by instruction • When $\overline{\text{RESET}}$ is input	• Set by instruction

ACKE0	Acknowledge control
0	Disable acknowledge.
1	Enable acknowledge. During the ninth clock period, the SDA0 line is set to low level. However, the ACK is invalid during address transfers and is valid when EXC0 = 1.

Condition for clearing (ACKE0 = 0) **Note**	Condition for setting (ACKE0 = 1)
• Cleared by instruction • When $\overline{\text{RESET}}$ is input	• Set by instruction

★

STT0	Start condition trigger
0	Does not generate a start condition.
1	When bus is released (during STOP mode): Generates a start condition (for starting as master). The SDA0 line is changed from high level to low level and then the start condition is generated. Next, after the rated amount of time has elapsed, SCL0 is changed to low level. When bus is not used: This trigger functions as a start condition reserve flag. When set, it releases the bus and then automatically generates a start condition. Wait status (during master mode): Generates a restart condition after wait is released.

Cautions concerning set timing
- For master reception : Cannot be set during transfer. Can be set only at the waiting period when ACKE0 has been set to 0 and slave has been notified of final reception.
- For master transmission : A start condition may not be generated normally during the ACK period. Therefore, set it during the waiting period.
- Cannot be set at the same time as SPT0

Condition for clearing (STT0 = 0) **Note**	Condition for setting (STT0 = 1)
• Cleared by instruction • Cleared by loss in arbitration • Cleared after start condition is generated by master device • When LREL0 = 1 • When $\overline{\text{RESET}}$ is input	• Set by instruction

Note This flag's signal is invalid when IICE0 = 0.

Figure 18-3. IIC Control Register (IICC0) Format (3/3)

★

SPT0	Stop condition trigger
0	Stop condition is not generated.
1	Stop condition is generated (termination of master device's transfer). After the SDA0 line goes to low level, either set the SCL0 line to high level or wait until it goes to high level. Next, after the rated amount of time has elapsed, the SDA0 line changes from low level to high level and a stop condition is generated.

Cautions concerning set timing
- For master reception   :   Cannot be set during transfer.
                                                Can be set only at the waiting period when ACKE0 has been set to 0
                                                and slave has been notified of final reception.
- For master transmission: A stop condition cannot be generated normally during the ACK0 period. Therefore,
                                                set it during the waiting period.
- Cannot be set at the same time as STT0.
- SPT0 can be set only when in master mode. **Note 1**
- When WTIM0 has been set to 0, if SPT0 is set during the wait period that follows output of eight clocks, note
  that a stop condition will be generated during the high level period of the ninth clock.
  When a ninth clock must be output, WTIM0 should be changed from 0 to 1 during the wait period following
  output of eight clocks, and SPT0 should be set during the wait period that follows output of the ninth clock.

Condition for clearing (SPT0 = 0) **Note 2**	Condition for setting (SPT0 = 1)
- Cleared by instruction - Cleared by loss in arbitration - Automatically cleared after stop condition is detected - When LREL0 = 1 - When $\overline{\text{RESET}}$ is input	- Set by instruction

Notes 1. Set SPT0 only during master mode. However, you must set SPT0 and generate a stop condition before
the first stop condition is detected following the switch to operation enable status. For details, see
"**18.5.15 Other cautions**".

2. This flag's signal is invalid when IICE0 = 0.

**Caution   When bit 3 (TRC0) of the IIC status register (IICS0) is set to "1", WREL0 is set during the ninth
clock and wait is canceled, after which TRC0 is cleared and the SDA0 line is set for high
impedance.**

Remarks 1. STD0   : Bit 1 of IIC status register (IICS0)
                         ACKD0 : Bit 2 of IIC status register (IICS0)
                         TRC0   : Bit 3 of IIC status register (IICS0)
                         COI0   : Bit 4 of IIC status register (IICS0)
                         EXC0   : Bit 5 of IIC status register (IICS0)
                         MSTS0 : Bit 7 of IIC status register (IICS0)
   2. Bits 0 and 1 (SPT0, STT0) become 0 when they are read after data setting.

(2) IIC status register (IICS0)

This register indicates the status of the I²C.

IICS0 can be set by a 1-bit or 8-bit memory manipulation instruction. IICS0n is a read-only register.

$\overline{\text{RESET}}$ input sets the value to 00H.

Figure 18-4. IIC Status Register Format (IICS0) (1/3)

Address: FFA9H After reset: 00H   R

Symbol		7	6	5	4	3	2	1	0
IICS0		MSTS0	ALD0	EXC0	COI0	TRC0	ACKD0	STD0	SPD0

MSTS0	Master device status
0	Slave device status or communication standby status
1	Master device communication status

Condition for clearing (MSTS0 = 0)	Condition for setting (MSTS0 = 1)
• When a stop condition is detected • When ALD0 = 1 • Cleared by LREL0 = 1 • When IICE0 changes from 1 to 0 • When $\overline{\text{RESET}}$ is input	• When a start condition is generated

ALD0	Detection of arbitration loss
0	This status means either that there was no arbitration or that the arbitration result was a "win".
1	This status indicates the arbitration result was a "loss". MSTS0 is cleared.

Condition for clearing (ALD0 = 0)	Condition for setting (ALD0 = 1)
• Automatically cleared after IICS0 is read **Note** • When IICE0 changes from 1 to 0 • When $\overline{\text{RESET}}$ is input	• When the arbitration result is a "loss".

EXC0	Detection of extension code reception
0	Extension code was not received.
1	Extension code was received.

Condition for clearing (EXC0 = 0)	Condition for setting (EXC0 = 1)
• When a start condition is detected • When a stop condition is detected • Cleared by LREL0 = 1 • When IICE0 changes from 1 to 0 • When $\overline{\text{RESET}}$ is input	• When the high-order four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).

Note This register is also cleared when a bit manipulation instruction is executed for bits other than IICS0.

Figure 18-4. IIC Status Register (IICS0) Format (2/3)

COI0	Detection of matching addresses
0	Addresses do not match.
1	Addresses match.

Condition for clearing (COI0 = 0)	Condition for setting (COI0 = 1)
• When a start condition is detected • When a stop condition is detected • Cleared by LREL0 = 1 • When IICE0 changes from 1 to 0 • When RESET is input	• When the received address matches the local address (SVA0) (set at the rising edge of the eighth clock).

TRC0	Detection of transmit/receive status
0	Receive status (other than transmit status). The SDA0 line is set for high impedance.
1	Transmit status. The value in the SO0 latch is enabled for output to the SDA0 line (valid starting at the rising edge of the first byte's ninth clock).

Condition for clearing (TRC0 = 0)	Condition for setting (TRC0 = 1)
• When a stop condition is detected • Cleared by LREL0 = 1 • When IICE0 changes from 1 to 0 • Cleared by WREL0 = 1 • When ALD0 changes from 0 to 1 • When RESET is input Master • When "1" is output to the first byte's LSB (transfer direction specification bit) Slave • When a start condition is detected • When not used for communication	Master • When a start condition is generated Slave • When "1" is input by the first byte's LSB (transfer direction specification bit)

ACKD0	Detection of ACK
0	ACK was not detected.
1	ACK was detected.

Condition for clearing (ACKD0 = 0)	Condition for setting (ACKD0 = 1)
• When a stop condition is detected • At the rising edge of the next byte's first clock • Cleared by LREL0 = 1 • When IICE0 changes from 1 to 0 • When RESET is input	• After the SDA0 line is set to low level at the rising edge of the SCL0's ninth clock

Figure 18-4. IIC Status Register (IICS0) Format (3/3)

STD0	Detection of start condition	
0	Start condition was not detected.	
1	Start condition was detected. This indicates that the address transfer period is in effect	
Condition for clearing (STD0 = 0)		Condition for setting (STD0 = 1)
• When a stop condition is detected • At the rising edge of the next byte's first clock following address transfer • Cleared by LREL0 = 1 • When IICE0 changes from 1 to 0 • When RESET is input		• When a start condition is detected

SPD0	Detection of stop condition	
0	Stop condition was not detected.	
1	Stop condition was detected. The master device's communication is terminated and the bus is released.	
Condition for clearing (SPD0 = 0)		Condition for setting (SPD0 = 1)
• At the rising edge of the address transfer byte's first clock following setting of this bit and detection of a start condition • When IICE0 changes from 1 to 0 • When RESET is input		• When a stop condition is detected

Remark LREL0 : Bit 6 of IIC control register (IICC0)
IICE0   : Bit 7 of IIC control register (IICC0)

(3) IIC clock select register (IICCL0)

This register is used to set the transfer clock for the I²C bus.

IICCL0 can be set by a 1-bit or 8-bit memory manipulation instruction.

RESET input sets IICCL0 to 00H.

Figure 18-5. IIC Clock Select Register (IICCL0) Format (1/2)

Address: FFAAH After reset: 00H   R/W **Note**

Symbol	7	6	5	4	3	2	1	0
IICCL0	0	0	CLD0	DAD0	SMC0	DFC0	0	CL00

CLD0	Detection of SCL0 line level (valid only when IICE0 = 1)
0	SCL0 line was detected at low level.
1	SCL0 line was detected at high level.

Condition for clearing (CLD0 = 0)	Condition for setting (CLD0 = 1)
• When the SCL0 line is at low level • When IICE0 = 0 • When RESET is input	• When the SCL0 line is at high level

DAD0	Detection of SDA0 line level (valid only when IICE0 = 1)
0	SDA0 line was detected at low level.
1	SDA0 line was detected at high level.

Condition for clearing (DAD0 = 0)	Condition for setting (DAD0 = 1)
• When the SDA0 line is at low level • When IICE0 = 0 • When RESET is input	• When the SDA0 line is at high level

SMC0	Operation mode switching
0	Operation in standard mode
1	Operation in high-speed mode

Condition for clearing (SMC0 = 0)	Condition for setting (SMC0 = 1)
• Cleared by instruction • When RESET is input	• Set by instruction

Note Bits 4 and 5 are read-only bits.

Figure 18-5. IIC Clock Select Register (IICCL0) Format (2/2)

DFC0	Control of digital filter operation **Note**
0	Digital filter ON
1	Digital filter OFF

CL00	Selection of transfer rate	
	Standard mode	High-speed mode
0	f_X/44 (191 kHz)	f_X/24 (350 kHz)
1	f_X/86 (97.5 kHz)	

Note The digital filter can be used when in high-speed mode. Response time is slower when the digital filter is used.

Caution Stop serial transfer once before rewriting CL00 to other than the same value.

Remarks 1. IICE0: Bit 7 of IIC control register (IICC0)

2. f_X: Main system clock oscillation frequency

3. Figures in parentheses are for operation with f_X = 8.38 MHz.

(4) I^{2}C shift register (IIC0)

This register is used for serial transmission/reception (shift operations) that are synchronized with the serial clock.

It can be read from or written to in 8-bit units, but data should not be written to IIC0 during a data transfer.

Address: FF1FH After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
IIC0								

(5) Slave address register (SVA0)

This register holds the I^{2}C's slave addresses.

It can be read from or written to in 8-bit units, but bit 0 is fixed to "0".

Address: FFABH After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
SVA0								0

305

18.4 I²C Bus Mode Functions

18.4.1 Pin configuration

The serial clock pin (SCL0) and serial data bus pin (SDA0) are configured as follows.

(1) SCL0 ········ This pin is used for serial clock input and output.
This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.
(2) SDA0 ········ This pin is used for serial data input and output.
This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open drain outputs, an external pull-up resistor is required.

Figure 18-6. Pin Configuration Diagram

18.5 I²C Bus Definitions and Control Methods

The following section describes the I²C bus's serial data communication format and the signals used by the I²C bus. Figure 18-7 shows the transfer timing for the "start condition", "data", and "stop condition" output via the I²C bus's serial data bus.

Figure 18-7. I²C Bus's Serial Data Transfer Timing

The master device outputs the start condition, slave address, and stop condition.

The acknowledge signal ($\overline{ACK}$) can be output by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCL0) is continuously output by the master device. However, in the slave device, the SCL0's low level period can be extended and a wait can be inserted.

18.5.1 Start conditions

A start condition is met when the SCL0 pin is at high level and the SDA0 pin changes from high level to low level. The start conditions for the SCL0 pin and SDA0 pin are signals that the master device outputs to the slave device when starting a serial transfer. The slave device includes hardware for detecting start conditions.

Figure 18-8. Start Conditions

A start condition is output when the IIC control register (IICC0)'s bit 1 (STT0) is set (to "1") after a stop condition has been detected (SPD0: Bit 0 = 1 in the IIC status register (IICS0)). When a start condition is detected, IICS0's bit 1 (STD0) is set (to "1").

18.5.2 Addresses

The address is defined by the 7 bits of data that follow the start condition.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the slave address register (SVA0). If the address data matches the SVA0 values, the slave device is selected and communicates with the master device until the master device transmits a start condition or stop condition.

Figure 18-9. Address

Note INTIIC0 is not issued if data other than a local address or extension code is received during slave device operation.

The slave address and the eighth bit, which specifies the transfer direction as described in "**18.5.3 Transfer direction specification**" below, are together written to the IIC shift register (IIC0) and are then output. Received addresses are written to IIC0.

The slave address is assigned to the high-order 7 bits of IIC0.

18.5.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction. When this transfer direction specification bit has a value of "0", it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of "1", it indicates that the master device is receiving data from a slave device.

Figure 18-10. Transfer Direction Specification

Note INTIIC0 is not issued if data other than a local address or extension code is received during slave device operation.

18.5.4 Acknowledge (ACK) signal

The acknowledge (ACK) signal is used by the transmitting and receiving devices to confirm serial data reception.

The receiving device returns one ACK signal for each 8 bits of data it receives. The transmitting device normally receives an ACK signal after transmitting 8 bits of data. However, when the master device is the receiving device, it does not output an ACK signal after receiving the final data to be transmitted. The transmitting device detects whether or not an ACK signal is returned after it transmits 8 bits of data. When an ACK signal is returned, the reception is judged as normal and processing continues. If the slave device does not return an ACK signal, the master device outputs either a stop condition or a restart condition and then stops the current transmission. Failure to return an ACK signal may be caused by the following two factors.

    (a) Reception was not performed normally.
    (b) The final data was received.

When the receiving device sets the SDA0 line to low level during the ninth clock, the ACK signal becomes active (normal receive response).

When bit 2 (ACKE0) of the IIC control register (IICC0) is set to 1, automatic ACK signal generation is enabled.

Transmission of the eighth bit following the 7 address data bits causes bit 3 (TRC0) of the IIC status register (IICS0) to be set. When this TRC0 bit's value is "0", it indicates receive mode. Therefore, ACKE0 should be set to "1".

When the slave device is receiving (when TRC0 = 0), if the slave devices does not need to receive any more data after receiving several bytes, setting ACKE0 to "0" will prevent the master device from starting transmission of the subsequent data.

Similarly, when the master device is receiving (when TRC0 = 0) and the subsequent data is not needed and when either a restart condition or a stop condition should therefore be output, setting ACKE0 to "0" will prevent the ACK signal from being returned. This prevents the MSB data from being output via the SDA line (i.e., stops transmission) during transmission from the slave device.

Figure 18-11. ACK Signal

When the local address is received, an ACK signal is automatically output in sync with the falling edge of the SCL's eighth clock regardless of the ACKE0 value. No ACK signal is output if the received address is not a local address.

The ACK signal output method during data reception is based on the wait timing setting, as described below.

• When 8-clock wait is selected : ACK signal is output when ACKE0 is set to "1" before wait cancellation.
• When 9-clock wait is selected : ACK signal is automatically output at the falling edge of the SCL0's eighth clock if ACKE0 has already been set to "1".

18.5.5 Stop condition

When the SCL0 pin is at high level, changing the SDA0 pin from low level to high level generates a stop condition.

A stop condition is a signal that the master device outputs to the slave device when serial transfer has been completed. The slave device includes hardware that detects stop conditions.

Figure 18-12. Stop Condition

A stop condition is generated when bit 0 (SPT0) of the IIC control register (IICC0) is set (to "1"). When the stop condition is detected, bit 0 (SPD0) of the IIC status register (IICS0) is set (to "1") and INTIIC0 is generated when bit 4 (SPIE0) of IICC0 is set (to "1").

18.5.6   Wait signal (WAIT)

The wait signal (WAIT) is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCL0 pin to low level notifies the communication partner of the wait status. When wait status has been canceled for both the master and slave devices, the next data transfer can begin.

Figure 18-13.   Wait Signal (1/2)

(1)   When master device has a nine-clock wait and slave device has an eight-clock wait
(master transmits, slave receives, and ACKE0 = 1)

Figure 18-13. Wait Signal (2/2)

(2) When master and slave devices both have a nine-clock wait
(master device transmits, slave receives, and ACKE0 = 1)

Output according to previously set ACKE0 value

Remarks ACKE0 : Bit 2 of IIC control register (IICC0)
WREL0 : Bit 5 of IIC control register (IICC0)

A wait may be automatically generated depending on the setting for bit 3 (WTIM0) of the IIC control register (IICC0).

Normally, when bit 5 (WREL0) of IICC0 is set to "1" or when FFH is written to the IIC shift register (IIC0), the wait status is canceled and the transmitting side write data to IIC0 to cancel the wait status.

The master device can also cancel the wait status via either of the following methods.

• By setting bit 1 (STT0) of IICC0 to "1"
• By setting bit 0 (SPT0) of IICC0 to "1"

18.5.7 I^{2}C interrupt requests (INTIIC0)

The INTIIC0 interrupt request timing and the IIC status register (IICS0) settings corresponding to that timing are described below.

(1) Master device operation

(a) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)

(i) When WTIM0 = 0

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP

▲1   ▲2   ▲3   △4

▲1 : IICS0 = 10×××110B
▲2 : IICS0 = 10×××000B
▲3 : IICS0 = 10×××000B
△4 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(ii) When WTIM0 = 1

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP

▲1   ▲2   ▲3 △4

▲1 : IICS0 = 10×××110B
▲2 : IICS0 = 10×××100B
▲3 : IICS0 = 10××××00B
△4 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)

(i) When WTIM0 = 0

ST	AD6-AD0	RW	AK	D7-D0	AK	ST	AD6-AD0	RW	AK	D7-D0	AK	SP
			▲1		▲2				▲3		▲4	△5

▲1 : IICS0 = 10×××110B

▲2 : IICS0 = 10×××000B

▲3 : IICS0 = 10×××110B

▲4 : IICS0 = 10×××000B

△5 : IICS0 = 00000001B

Remark ▲ : Always generated

△ : Generated only when SPIE0 = 1

× : don't care

(ii) When WTIM0 = 1

ST	AD6-AD0	RW	AK	D7-D0	AK	ST	AD6-AD0	RW	AK	D7-D0	AK	SP
			▲1		▲2				▲3		▲4	△5

▲1 : IICS0 = 10×××110B

▲2 : IICS0 = 10××××00B

▲3 : IICS0 = 10×××110B

▲4 : IICS0 = 10××××00B

△5 : IICS0 = 00000001B

Remark ▲ : Always generated

△ : Generated only when SPIE0 = 1

× : don't care

(c) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)

(i) When WTIM0 = 0

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP

▲1   ▲2   ▲3   △4

▲1 : IICS0 = 1010×110B
▲2 : IICS0 = 1010×000B
▲3 : IICS0 = 1010×000B
△4 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(ii) When WTIM0 = 1

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP

▲1   ▲2   ▲3   △4

▲1 : IICS0 = 1010×110B
▲2 : IICS0 = 1010×100B
▲3 : IICS0 = 1010×100B
△4 : IICS0 = 00001001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(2) Slave device operation (Slave address data reception time (matches with SVA0))

(a) Start ~ Address ~ Data ~ Data ~ Stop

(i) When WTIM0 = 0

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP

▲1　　　　　▲2　　　　　　▲3　　　△4

▲1 : IICS0 = 0001×110B

▲2 : IICS0 = 0001×000B

▲3 : IICS0 = 0001×000B

△4 : IICS0 = 00000001B

Remark ▲ : Always generated

△ : Generated only when SPIE0 = 1

× : don't care

(ii) When WTIM0 = 1

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP

▲1　　　　　▲2　　　　　　▲3　△4

▲1 : IICS0 = 0001×110B

▲2 : IICS0 = 0001×100B

▲3 : IICS0 = 0001××00B

△4 : IICS0 = 00000001B

Remark ▲ : Always generated

△ : Generated only when SPIE0 = 1

× : don't care

(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, matches with SVA0)

ST	AD6-AD0	RW	AK	D7-D0	AK	ST	AD6-AD0	RW	AK	D7-D0	AK	SP
			▲1		▲2				▲3		▲4	△5

▲1 : IICS0 = 0001×110B
▲2 : IICS0 = 0001×000B
▲3 : IICS0 = 0001×110B
▲4 : IICS0 = 0001×000B
△5 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(ii) When WTIM0 = 1 (after restart, matches with SVA0)

ST	AD6-AD0	RW	AK	D7-D0	AK	ST	AD6-AD0	RW	AK	D7-D0	AK	SP
			▲1		▲2				▲3		▲4	△5

▲1 : IICS0 = 0001×110B
▲2 : IICS0 = 0001××00B
▲3 : IICS0 = 0001×110B
▲4 : IICS0 = 0001××00B
△5 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(c) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, extension code reception)

ST	AD6-AD0	RW	AK	D7-D0	AK	ST	AD6-AD0	RW	AK	D7-D0	AK	SP
			▲1		▲2				▲3		▲4	△5

▲1 : IICS0 = 0001×110B
▲2 : IICS0 = 0001×000B
▲3 : IICS0 = 0010×010B
▲4 : IICS0 = 0010×000B
△5 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(ii) When WTIM0 = 1 (after restart, extension code reception)

ST	AD6-AD0	RW	AK	D7-D0	AK	ST	AD6-AD0	RW	AK	D7-D0	AK	SP
			▲1		▲2				▲3 ▲4		▲5	△6

▲1 : IICS0 = 0001×110B
▲2 : IICS0 = 0001××00B
▲3 : IICS0 = 0010×010B
▲4 : IICS0 = 0010×110B
▲5 : IICS0 = 0010××00B
△6 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(d) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, does not match with address (= not extension code))

ST	AD6-AD0	RW	AK	D7-D0	AK	ST	AD6-AD0	RW	AK	D7-D0	AK	SP
			▲1		▲2					▲3		△4

▲1 : IICS0 = 0001×110B
▲2 : IICS0 = 0001×000B
▲3 : IICS0 = 0000××10B
△4 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(ii) When WTIM0 = 1 (after restart, does not match with address (= not extension code))

ST	AD6-AD0	RW	AK	D7-D0	AK	ST	AD6-AD0	RW	AK	D7-D0	AK	SP
			▲1		▲2					▲3		△4

▲1 : IICS0 = 0001×110B
▲2 : IICS0 = 0001××00B
▲3 : IICS0 = 0000××10B
△4 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(3) Slave device operation (when receiving extension code)

(a) Start ~ Code ~ Data ~ Data ~ Stop

(i) When WTIM0 = 0

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP

▲1　　　　　▲2　　　　　▲3　　△4

▲1 : IICS0 = 0010×010B
▲2 : IICS0 = 0010×000B
▲3 : IICS0 = 0010×000B
△4 : IICS0 = 00000001B

Remark　▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(ii) When WTIM0 = 1

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP

▲1　▲2　　　　▲3　　　　▲4　△5

▲1 : IICS0 = 0010×010B
▲2 : IICS0 = 0010×110B
▲3 : IICS0 = 0010×100B
▲4 : IICS0 = 0010××00B
△5 : IICS0 = 00000001B

Remark　▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

320

(b) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, matches with SVA0n)

ST	AD6-AD0	RW	AK	D7-D0	AK	ST	AD6-AD0	RW	AK	D7-D0	AK	SP
			▲1		▲2				▲3	▲4		△5

▲1 : IICS0 = 0010×010B
▲2 : IICS0 = 0010×000B
▲3 : IICS0 = 0001×110B
▲4 : IICS0 = 0001×000B
△5 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(ii) When WTIM0 = 1 (after restart, matches with SVA0)

ST	AD6-AD0	RW	AK	D7-D0	AK	ST	AD6-AD0	RW	AK	D7-D0	AK	SP
			▲1	▲2	▲3				▲4		▲5	△6

▲1 : IICS0 = 0010×010B
▲2 : IICS0 = 0010×110B
▲3 : IICS0 = 0010××00B
▲4 : IICS0 = 0001×110B
▲5 : IICS0 = 0001××00B
△6 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(c) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, extension code reception)

ST	AD6-AD0	RW	AK	D7-D0	AK	ST	AD6-AD0	RW	AK	D7-D0	AK	SP

      ▲1   ▲2   ▲3   ▲4   △5

▲1 : IICS0 = 0010×010B
▲2 : IICS0 = 0010×000B
▲3 : IICS0 = 0010×010B
▲4 : IICS0 = 0010×000B
△5 : IICS0 = 00000001B

  Remark ▲ : Always generated
       △ : Generated only when SPIE0 = 1
       × : don't care

(ii) When WTIM0 = 1 (after restart, extension code reception)

ST	AD6-AD0	RW	AK	D7-D0	AK	ST	AD6-AD0	RW	AK	D7-D0	AK	SP

      ▲1 ▲2   ▲3   ▲4 ▲5   ▲6 △7

▲1 : IICS0 = 0010×010B
▲2 : IICS0 = 0010×110B
▲3 : IICS0 = 0010××00B
▲4 : IICS0 = 0010×010B
▲5 : IICS0 = 0010×110B
▲6 : IICS0 = 0010××00B
△7 : IICS0 = 00000001B

  Remark ▲ : Always generated
       △ : Generated only when SPIE0 = 1
       × : don't care

(d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, does not match with address (= not extension code))

ST	AD6-AD0	RW	AK	D7-D0	AK	ST	AD6-AD0	RW	AK	D7-D0	AK	SP
			▲1		▲2						▲3	△4

▲1 : IICS0 = 0010×010B
▲2 : IICS0 = 0010×000B
▲3 : IICS0 = 00000×10B
△4 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(ii) When WTIM0 = 1 (after restart, does not match with address (= not extension code))

ST	AD6-AD0	RW	AK	D7-D0	AK	ST	AD6-AD0	RW	AK	D7-D0	AK	SP
			▲1	▲2					▲3		▲4	△5

▲1 : IICS0 = 0010×010B
▲2 : IICS0 = 0010×110B
▲3 : IICS0 = 0010××00B
▲4 : IICS0 = 00000×10B
△5 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(4) Operation without communication

(a) Start ~ Code ~ Data ~ Data ~ Stop

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP
								△1

△1 : IICS0 = 00000001B

Remark △ : Generated only when SPIE0 = 1

(5) Arbitration loss operation (operation as slave after arbitration loss)

(a) When arbitration loss occurs during transmission of slave address data

(i) When WTIM0 = 0

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP

▲1　　　　　　　▲2　　　　　　　　▲3　　　△4

▲1 : IICS0 = 0101×110B (Example: when ALD0 is read during interrupt servicing)
▲2 : IICS0 = 0001×000B
▲3 : IICS0 = 0001×000B
△4 : IICS0 = 00000001B

　　Remark　▲ : Always generated
　　　　　　　△ : Generated only when SPIE0 = 1
　　　　　　　× : don't care

(ii) When WTIM0 = 1

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP

▲1　　　　　　　▲2　　　　　　　　▲3　△4

▲1 : IICS0 = 0101×110B (Example: when ALD0 is read during interrupt servicing)
▲2 : IICS0 = 0001×100B
▲3 : IICS0 = 0001××00B
△4 : IICS0 = 00000001B

　　Remark　▲ : Always generated
　　　　　　　△ : Generated only when SPIE0 = 1
　　　　　　　× : don't care

(b) When arbitration loss occurs during transmission of extension code

(i) When WTIM0 = 0

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP

▲1　　　　　　▲2　　　　　　▲3　　　　△4

▲1 : IICS0 = 0110×010B (Example: when ALD0 is read during interrupt servicing)
▲2 : IICS0 = 0010×000B
▲3 : IICS0 = 0010×000B
△4 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(ii) When WTIM0 = 1

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP

▲1　▲2　　　　　　▲3　　　　　　▲4　　△5

▲1 : IICS0 = 0110×010B (Example: when ALD0 is read during interrupt servicing)
▲2 : IICS0 = 0010×110B
▲3 : IICS0 = 0010×100B
▲4 : IICS0 = 0010××00B
△5 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(6) Operation when arbitration loss occurs (no communication after arbitration loss)

(a) When arbitration loss occurs during transmission of slave address data

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP

▲1

△2

▲1 : IICS0 = 01000110B (Example: when ALD0 is read during interrupt servicing)
△2 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1

(b) When arbitration loss occurs during transmission of extension data

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP

▲1

△2

▲1 : IICS0 = 0110×010B (Example: when ALD0 is read during interrupt servicing)
LREL0 is set to "1" by software
△2 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(c) When arbitration loss occurs during transmission of data

(i) When WTIM0 = 0

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP
			▲1		▲2			△3

▲1 : IICS0 = 10001110B

▲2 : IICS0 = 01000000B (Example: when ALD0 is read during interrupt servicing)

△3 : IICS0 = 00000001B

Remark ▲ : Always generated

△ : Generated only when SPIE0 = 1

(ii) When WTIM0 = 1

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	SP
			▲1		▲2			△3

▲1 : IICS0 = 10001110B

▲2 : IICS0 = 01000100B (Example: when ALD0 is read during interrupt servicing)

△3 : IICS0 = 00000001B

Remark ▲ : Always generated

△ : Generated only when SPIE0 = 1

(d) When loss occurs due to restart condition during data transfer

(i) Not extension code (Example: matches with SVA0)

ST	AD6-AD0	RW	AK	D7-Dn	ST	AD6-AD0	RW	AK	D7-D0	AK	SP

$\blacktriangle$1 $\blacktriangle$2 $\triangle$3

$\blacktriangle$1 : IICS0 = 1000$\times$110B

$\blacktriangle$2 : IICS0 = 01000110B (Example: when ALD0 is read during interrupt servicing)

$\triangle$3 : IICS0 = 00000001B

Remark $\blacktriangle$: Always generated

              $\triangle$: Generated only when SPIE0 = 1

              $\times$: don't care

              n = 6 - 0

(ii) Extension code

ST	AD6-AD0	RW	AK	D7-Dn	ST	AD6-AD0	RW	AK	D7-D0	AK	SP

$\blacktriangle$1 $\blacktriangle$2 $\triangle$3

$\blacktriangle$1 : IICS0 = 1000$\times$110B

$\blacktriangle$2 : IICS0 = 0110$\times$010B (Example: when ALD0 is read during interrupt servicing)

Set IICC0 : LREL0 = 1

$\triangle$3 : IICS0 = 00000001B

Remark $\blacktriangle$: Always generated

              $\triangle$: Generated only when SPIE0 = 1

              $\times$: don't care

              n = 6 - 0

(e) When loss occurs due to stop condition during data transfer

| ST	AD6-AD0	RW	AK	D7-Dn	SP

▲1

△2

▲1 : IICS0 = 1000×110B
△2 : IICS0 = 01000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care
n = 6 - 0

(f) When arbitration loss occurs due to low-level data when attempting to generate a restart condition

(i) When WTIM0 = 0

STT0 = 1
↓

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	D7-D0	AK	SP

▲1　　　　▲2　　　　▲3　　　　　　△4

▲1 : IICS0 = 1000×110B
▲2 : IICS0 = 1000×000B
▲3 : IICS0 = 01000000B (Example: when ALD0 is read during interrupt servicing)
△4 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(ii) When WTIM0 = 1

STT0 = 1
↓

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	D7-D0	AK	SP

▲1　　　　▲2　　　　▲3　　　　　　△4

▲1 : IICS0 = 1000×110B
▲2 : IICS0 = 1000××00B
▲3 : IICS0 = 01000100B (Example: when ALD0 is read during interrupt servicing)
△4 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition

(i) When WTIM0 = 0

STT0 = 1
↓

ST	AD6-AD0	RW	AK	D7-D0	AK	SP

▲1　　　　　▲2　　　　△3

▲1 : IICS0 = 1000×110B

▲2 : IICS0 = 1000×000B

△3 : IICS0 = 01000001B

Remark　▲ : Always generated

△ : Generated only when SPIE0 = 1

× : don't care

(ii) When WTIM0 = 1

STT0 = 1
↓

ST	AD6-AD0	RW	AK	D7-D0	AK	SP

▲1　　　　　　　　▲2　△3

▲1 : IICS0 = 1000×110B

▲2 : IICS0 = 1000××00B

△3 : IICS0 = 01000001B

Remark　▲ : Always generated

△ : Generated only when SPIE0 = 1

× : don't care

(h) When arbitration loss occurs due to low-level data when attempting to generate a stop condition

(i) When WTIM0 = 0

SPT0 = 1
↓

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	D7-D0	AK	SP

▲1 ▲2 ▲3 △4

▲1 : IICS0 = 1000×110B
▲2 : IICS0 = 1000×000B
▲3 : IICS0 = 01000000B (Example: when ALD0 is read during interrupt servicing)
△4 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

(ii) When WTIM0 = 1

SPT0 = 1
↓

ST	AD6-AD0	RW	AK	D7-D0	AK	D7-D0	AK	D7-D0	AK	SP

▲1 ▲2 ▲3 △4

▲1 : IICS0 = 1000×110B
▲2 : IICS0 = 1000××00B
▲3 : IICS0 = 01000000B (Example: when ALD0 is read during interrupt servicing)
△4 : IICS0 = 00000001B

Remark ▲ : Always generated
△ : Generated only when SPIE0 = 1
× : don't care

18.5.8 Interrupt request (INTIIC0) generation timing and wait control

The setting of bit 3 (WTIM0) in the IIC control register (IICC0) determines the timing by which INTIIC0 is generated and the corresponding wait control, as shown in Table 18-2.

Table 18-2. INTIIC0 Timing and Wait Control

WTIM	During slave device operation			During master device operation		
	Address	Data reception	Data transmission	Address	Data reception	Data transmission
0	9 **Notes 1, 2**	8 **Note 2**	8 **Note 2**	9	8	8
1	9 **Notes 1, 2**	9 **Note 2**	9 **Note 2**	9	9	9

Notes 1. The slave device's INTIIC0 signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to the slave address register (SVA0).
At this point, $\overline{ACK}$ is output regardless of the value set to IICC0's bit 2 (ACKE0). For a slave device that has received an extension code, INTIIC0 occurs at the falling edge of the eighth clock.

2. If the received address does not match the contents of the slave address register (SVA0), neither INTIIC0 nor a wait occurs.

Remark The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

(1) During address transmission/reception
- Slave device operation : Interrupt and wait timing are determined regardless of the WTIM0 bit.
- Master device operation : Interrupt and wait timing occur at the falling edge of the ninth clock regardless of the WTIM0 bit.

(2) During data reception
- Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

(3) During data transmission
- Master/slave device operation: Interrupt and wait timing are determined according to the WTIM0 bit.

(4) Wait cancellation method
The four wait cancellation methods are as follows.

- By setting bit 5 (WREL0) of IIC control register (IICC0) to "1"
- By writing to the IIC shift register (IIC0)
- By setting a start condition (setting bit 1 (STT0) of IIC control register (IICC0) to "1")
- By setting a stop condition (setting IIC0's bit 0 (SPT0) to "1")

When 8-clock wait has been selected (WTIM0 = 0), the output level of $\overline{ACK}$ must be determined prior to wait cancellation.

(5) Stop condition detection
INTIIC0 is generated when a stop condition is detected.

18.5.9 Address match detection method

When in I^{2}C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match can be detected automatically by hardware. An interrupt frequency (INTIIC0) occurs when a local address has been set to the slave address register (SVA0) and when the address set to SVA0 matches the slave address sent by the master device, or when an extension code has been received.

18.5.10 Error detection

During I^{2}C bus mode, the status of the serial data bus (SDA0) during data transmission is captured by the IIC shift register (IIC0) of the transmitting device, so the IIC0 data prior to transmission can be compared with the transmitted IIC0 data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

18.5.11 Extension code

(1) When the high-order 4 bits of the receive address are either "0000" or "1111", the extension code flag (EXC0) is set for extension code reception and an interrupt request (INTIIC0) is issued at the falling edge of the eighth clock. The local address stored in the slave address register (SVA0) is not affected.

(2) If "111110××" is set to SVA0 by a 10-bit address transfer and "111110××0" is transferred from the master device, the results are as follows. Note that INTIIC0 occurs at the falling edge of the eighth clock.

- High-order four bits of data match: EXC0 = 1 **Note**
- Seven bits of data match: COI0 = 1 **Note**

Note EXC0 : Bit 5 of IIC status register (IICS0)
COI0 : Bit 4 of IIC status register (IICS0)

(3) Since the processing after the interrupt request occurs differs according to the data that follows the extension code, such processing is performed by software.
For example, after the extension code is received, if you do not wish to operate the target device as a slave device, you can set bit 6 (LREL0) of the IIC control register (IIC0) to "1" to set the standby mode for the next communication operation.

Table 18-3. Extension Code Bit Definitions

Slave address	R/W bit	Description
0000 000	0	General call address
0000 000	1	Start byte
0000 001	×	CBUS address
0000 010	×	Address that is reserved for different bus format
1111 0××	×	10-bit slave address specification

18.5.12 Arbitration

When several master devices simultaneously output a start condition (when STT0 is set to 1 before STD0 is set to 1**Note**), communication among the master devices is performed as the number of clocks are adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (ALD0) in the IIC status register (IICS0) is set via the timing by which the arbitration loss occurred, and the SCL0 and SDA0 lines are both set for high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALD0 = 1 setting that has been made by software.

For details of interrupt request timing, see **"18.5.7 I²C interrupt requests (INTIIC0)"**.

Note STD0 : Bit 1 of IIC status register (IICS0)
STT0 : Bit 1 of IIC control register (IICC0)

Figure 18-14. Arbitration Timing Example

Table 18-4. Status during Arbitration and Interrupt Request Generation Timing

Status during arbitration	Interrupt request generation timing
During address transmission	At falling edge of eighth or ninth clock following byte transfer **Note 1**
Read/write data after address transmission	
During extension code transmission	
Read/write data after extension code transmission	
During data transmission	
During $\overline{\text{ACK}}$ signal transfer period after data transmission	
When restart condition is detected during data transfer	
When stop condition is detected during data transfer	When stop condition is output (when SPIE0 = 1) **Note 2**
When data is at low level while attempting to output a restart condition	At falling edge of eighth or ninth clock following byte transfer **Note 1**
When stop condition is detected while attempting to output a restart condition	When stop condition is output (when SPIE0 = 1) **Note 2**
When data is at low level while attempting to output a stop condition	At falling edge of eighth or ninth clock following byte transfer **Note 1**
When SCL0 is at low level while attempting to output a restart condition	

Notes 1. When WTIM0 (bit 3 of the IIC control register IICC0) = 1, an interrupt request occurs at the falling edge of the ninth clock. When WTIM0 = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.

   2. When there is a chance that arbitration will occur, set SPIE0 = 1 for master device operation.

Remark   SPIE0 : Bit 5 of the IIC control register (IICC0)

18.5.13 Wake up function

The I^{2}C bus slave function is a function that generates an interrupt request (INTIIC0) when a local address and extension code have been received.

This function makes processing more efficient by preventing unnecessary interrupt requests from occurring when addresses do not match.

When a start condition is detected, wake-up standby mode is set. This wake-up standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has output a start condition) to a slave device.

However, when a stop condition is detected, bit 5 (SPIE0) of the IIC control register (IICC0) is set regardless of the wake up function, and this determines whether interrupt requests are enabled or prohibited.

18.5.14 Communication reservation

To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled ($\overline{\text{ACK}}$ is not returned and the bus was released when bit 6 (LREL0) of the IIC control register (IICC0) was set to "1").

If bit 1 (STT0) of IICC0 is set while the bus is not used (after a stop condition is detected), a start condition is automatically generated and wait status is set.

When the bus release is detected (when a stop condition is detected), writing to the IIC shift register (IIC0) causes the master's address transfer to start. At this point, IICC0's bit 4 (SPIE0) should be set.

When STT0 has been set, the operation mode (as start condition or as communication reservation) is determined according to the bus status.

- If the bus has been released .... a start condition is generated
- If the bus has not been released (standby mode) .... communication reservation

Check whether the communication reservation operates or not with MSTS0 (bit 7 of the IIC status register (IICS0)) after SST0 is set and a wait time elapses.

Wait periods, which should be set via software, are listed in Table 18-5. These wait periods can be set via the settings for bits 3 and 0 (SMC0 and CL00) in the IIC clock select register (IICCL0).

Table 18-5. Wait Periods

SMC0	CL00	Wait period
0	0	26 clocks
0	1	46 clocks
1	0	16 clocks
1	1	

Figure 18-5 shows communication reservation timing.

Figure 18-15. Communication Reservation Timing

Output by master with bus access

Remark IIC0 : IIC shift register

STT0 : Bit 1 of IIC control register (IICC0)

STD0 : Bit 1 of IIC status register (IICS0)

SPD0 : Bit 0 of IIC status register (IICS0)

Communication reservations are accepted via the following timing. After bit 1 (STD0) of the IIC status register (IICS0) is set to "1", a communication reservation can be made by setting bit 1 (STT0) of the IIC control register (IICC0) to "1" before a stop condition is detected.

Figure 18-16. Timing for Accepting Communication Reservations

Standby mode

Figure 18-17 shows the communication reservation protocol.

Figure 18-17. Communication Reservation Protocol

```
                        ┌──────────────────────┐
                        │          DI          │
                        └──────────┬───────────┘
                                   │
                        ┌──────────┴───────────┐
                        │      SET1 STT0       │      Sets STT0 flag (communication reservation)
                        └──────────┬───────────┘
                                   │
                        ┌──────────┴───────────┐
                        │ Define communication │      Defines that communication reservation is in effect
                        │     reservation      │      (defines and sets user flag to any part of RAM)
                        └──────────┬───────────┘
                                   │
                        ┌──────────┴───────────┐
                        │         Wait         │      Gets wait period set by software (see Table 18-5).
                        └──────────┬───────────┘
                                   │
(Communication reservation)^Note   ◇
                          ┌───────<  MSTS0 = 0?  >     Confirmation of communicatin reservation
                     Yes  │        ◇
                          │        │ No
                          │        (Generate start condition)
                          │ ┌──────┴───────────┐
                          │ │ Cancel communication │  Clear user flag
                          │ │     reservation      │
                          │ └──────┬───────────┘
                          │        │
                          │ ┌──────┴───────────┐
                          │ │   MOV IIC0, #××H  │     IIC0 write operation
                          │ └──────┬───────────┘
                          └────────┤
                        ┌──────────┴───────────┐
                        │          EI          │
                        └──────────────────────┘
```

Note The communication reservation operation executes a write to the IIC shift register (IIC0) when a stop condition interrupt request occurs.

Remark STT0   : Bit 1 of IIC control register (IICC0)
           MSTS0 : Bit 7 of IIC status register (IICS0)
           IIC0   : IIC shift register

18.5.15 Other cautions

After a reset, when changing from a mode in which no stop condition has been detected (the bus has not been released) to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication.

When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected).

Use the following sequence for generating a stop condition.

(a) Set IIC clock select register (IICCL0).
(b) Set bit 7 (IICE0) of the IIC control register (IICC0).
(c) Set bit 0 of IICC0.

18.5.16 Communication operations

(1) Master operations

The following is a flow chart of the master operations.

Figure 18-18. Master Operation Flow Chart

(2) Slave operation

An example of slave operation is shown below.

Figure 18-19. Slave Operation Flow Chart

18.6 Timing Charts

When using the I^{2}C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the TRC0 bit (bit 3 of the IIC status register (IICS0)) that specifies the data transfer direction and then starts serial communication with the slave device.

Figures 18-20 and 18-21 show timing charts of the data communication.

The IIC bus shift register (IIC0)'s shift operation is synchronized with the falling edge of the serial clock (SCL0). The transmit data is transferred to the SO0 latch and is output (MSB first) via the SDA0 pin.

Data input via the SDA0 pin is captured into IIC0 at the rising edge of SCL0.

Figure 18-20. Example of Master to Slave Communication

(when 9-clock Wait Is Selected for Both Master and Slave) (1/3)

(1) Start condition ~ address

Note To cancel slave wait, write "FFH" to IIC0 or set WREL0.

Figure 18-20. Example of Master to Slave Communication
(when 9-clock Wait Is Selected for Both Master and Slave) (2/3)

(2) Data

Note To cancel slave wait, write "FFH" to IIC0 or set WREL0.

Figure 18-20. Example of Master to Slave Communication
**(when 9-clock Wait Is Selected for Both Master and Slave) (3/3)**

(3) Stop condition

Note To cancel slave wait, write "FFH" to IIC0 or set WREL0.

344

**Figure 18-21. Example of Slave to Master Communication
(when 9-clock Wait Is Selected for Both Master and Slave) (1/3)**

(1) Start condition ~ address

Note To cancel slave wait, write "FFH" to IIC0 or set WREL0.

**Figure 18-21. Example of Slave to Master Communication
(when 9-clock Wait Is Selected for Both Master and Slave) (2/3)**

(2) Data

Note To cancel slave wait, write "FFH" to IIC0 or set WREL0.

**Figure 18-21. Example of Slave to Master Communication
(when 9-clock Wait Is Selected for Both Master and Slave) (3/3)**

**(3) Stop condition**

Note To cancel slave wait, write "FFH" to IIC0 or set WREL0.

[MEMO]

19.1 Interrupt Function Types

The following three types of interrupt functions are used.

(1) Non-maskable interrupt

This interrupt is acknowledged unconditionally. It does not undergo priority control and is given top priority over all other interrupt requests.

It generates a standby release signal.

One interrupt from the watchdog timer is incorporated as a non-maskable interrupt.

(2) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into a high interrupt priority group and a low interrupt priority group by setting the priority specify flag registers (PR0L, PR0H, PR1L).

Multiple high priority interrupts can be applied to low priority interrupts. If two or more interrupts with the same priority are simultaneously generated, each interrupt has a predetermined priority (see **Table 19-1**).

A standby release signal is generated.

Five external interrupts request and thirteen internal interrupts request are incorporated as maskable interrupts.

(3) Software interrupt

This is a vectored interrupt to be generated by executing the BRK instruction. It is acknowledged even in a disabled stated. The software interrupt does not undergo interrupt priority control.

19.2 Interrupt Sources and Configuration

A total of 20 interrupt sources exist among non-maskable, maskable, and software interrupts (see **Table 19-1**).

Table 19-1. Interrupt Source List

Interrupt Type	Default Priority[Note 1]	Interrupt Source		Internal/ External	Vector Table Address	Basic Configuration Type[Note 2]
		Name	Trigger			
Non-maskable	—	INTWDT	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (with interval timer mode selected)			(B)
	1	INTP0	Pin input edge detection	External	0006H	(C)
	2	INTP1			0008H	
	3	INTP2			000AH	
	4	INTP3			000CH	
	5	INTSER0	Serial interface UART0 reception error generation	Internal	000EH	(B)
	6	INTSR0	End of serial interface UART0 reception		0010H	
	7	INTST0	End of serial interface UART0 transmission		0012H	
	8	INTCSI30	End of serial interface SIO3 (SIO30) transfer		0014H	
	9	INTCSI31	End of serial interface SIO3 (SIO31) transfer [Only for µPD780024, 780034 Subseries]		0016H	
	10	INTIIC0	End of serial interface IIC0 transfer [Only for µPD780024Y, 780034Y Subseries]		0018H	
	11	INTWTI	Reference time interval signal from watch timer		001AH	
	12	INTTM00	Generation of 16-bit timer register and capture/compare register 00 (CR00) match signal (with CR00 specified to compare register)		001CH	
	13	INTTM01	Generation of 16-bit timer register and capture/compare register 01 (CR01) match signal (with CR01 specified to compare register		001EH	
	14	INTTM50	Generation of 8-bit timer/event counter 50 match signal		0020H	
	15	INTTM51	Generation of 8-bit timer/event counter 51 coincidence signal		0022H	
	16	INTAD0	End of A/D converter conversion		0024H	
	17	INTWT	Watch timer overflow		0026H	
	18	INTKR	Port 4 falling edge detection	External	0028H	(D)
Software	—	BRK	BRK Instruction execution	—	003EH	(E)

Notes 1. The default priority is the priority applicable when two or more maskable interrupt are generated simultaneously. 0 is the highest priority, and 18 is the lowest.

2. Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 19-1.

Figure 19-1. Basic Configuration of Interrupt Function (1/2)

(A) Internal non-maskable interrupt

(B) Internal maskable interrupt

(C) External maskable interrupt (INTP0 to INTP3)

351

Figure 19-1. Basic Configuration of Interrupt Function (2/2)

(D) External maskable interrupt (INTKR)

(E) Software interrupt

IF : Interrupt request flag

IE : Interrupt enable flag

ISP : In-service priority flag

MK : Interrupt mask flag

PR : Priority specify flag

19.3 Interrupt Function Control Registers

The following 6 types of registers are used to control the interrupt functions.

- Interrupt request flag register (IF0L, IF0H, IF1L)
- Interrupt mask flag register (MK0L, MK0H, MK1L)
- Priority specify flag register (PR0L, PR0H, PR1L)
- External interrupt rising edge enable flag (EGP)
- External interrupt falling edge enable flag (EGN)
- Program status word (PSW)

Table 19-2 gives a list of interrupt request flags, interrupt mask flags, and priority specify flags corresponding to interrupt request sources.

Table 19-2. Flags Corresponding to Interrupt Request Sources

Interrupt Request	Interrupt Request Flag	Register	Interrupt Mask Flag	Register	Priority Specify Flag	Register
INTWDT	WDTIF	IF0L	WDTMK	MK0L	WDTPR	PR0L
INTP0	PIF0		PMK0		PPR0	
INTP1	PIF1		PMK1		PPR1	
INTP2	PIF2		PMK2		PPR2	
INTP3	PIF3		PMK3		PPR3	
INTSER0	SERIF0		SERMK0		SERPR0	
INTSR0	SRIF0		SRMK0		SRPR0	
INTST0	STIF0		STMK0		STPR0	
INTCSI30	CSIIF30	IF0H	CSIMK30	MK0H	CSIPR30	PR0H
INTCSI31[Note 1]	CSIIF31[Note 1]		CSIMK31[Note 1]		CSIPR31[Note 1]	
INTIIC0[Note 2]	IICIF0[Note 2]		IICMK0[Note 2]		IICPR[Note 2]	
INTWTI	WTIIF		WTIMK		WTIPR	
INTTM00	TMIF00		TMMK00		TMPR00	
INTTM01	TMIF01		TMMK01		TMPR01	
INTTM50	TMIF50		TMMK50		TMPR50	
INTTM51	TMIF51		TMMK51		TMPR51	
INTAD0	ADIF0	IF1L	ADMK0	MK1L	ADPR0	PR1L
INTWT	WTIF		WTMK		WTPR	
INTKR	KRIF		KRMK		KRPR	

Notes 1. μPD780024, 780034 Subseries only

2. μPD780024Y, 780034Y Subseries only

(1) Interrupt request flag registers (IF0L, IF0H, IF1L)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon application of $\overline{\text{RESET}}$ input.

IF0L, IF0H, and IF1L are set by a 1-bit or 8-bit memory manipulation instruction. When IF0L and IF0H are combined to form 16-bit register IF0, they are read with a 16-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets these registers to 00H.

Figure 19-2. Interrupt Request Flag Register (IF0L, IF0H, IF1L) Format

Address: FFE0H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
IF0L	STIF0	SRIF0	SERIF0	PIF3	PIF2	PIF1	PIF0	WDTIF

Address: FFE1H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
IF0H	TMIF51	TMIF50	TMIF01	TMIF00	WTIIF	IICIF0[Note 1]	CSIIF31[Note 2]	CSIIF30

Address: FFE2H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
IF1L	0	0	0	0	0	KRIF	WTIF	ADIF0

XXIFX	Interrupt Request Flag
0	No interrupt request signal is generated
1	Interrupt request is generated, interrupt request status

Notes 1. Incorporated only in the μPD780024 and 780034 Subseries. Be sure to set 0 for the μPD780024Y, 780034Y Subseries.

   2. Incorporated only in the μPD780024Y, 780034Y Subseries. Be sure to set 0 for the μPD780024, 780034 Subseries.

Cautions 1. The WDTIF flag is R/W enabled only when the watchdog timer is used as the interval timer. If watchdog timer mode 1 is used, set the WDTIF flag to 0.

   2. Be sure to set 0 to IF1L bits 3 to 7.

   3. When operating a timer, serial interface, or A/D converter after stand-by release, run it once after clearing an interrupt request flag. An interrupt request flag may be set by noise.

(2) Interrupt mask flag registers (MK0L, MK0H, MK1L)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt service and to set standby clear enable/disable.

MK0L, MK0H, and MK1L are set by a 1-bit or 8-bit memory manipulation instruction. When MK0L and MK0H are combined to form a 16-bit register, they are set with a 16-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets these registers to FFH.

Figure 19-3. Interrupt Mask Flag Register (MK0L, MK0H, MK1L) Format

Address: FFE4H After Reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
MK0L	STMK0	SRMK0	SERMK0	PMK3	PMK2	PMK1	PMK0	WDTMK

Address: FFE5H After Reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
MK0H	TMMK51	TMMK50	TMMK01	TMMK00	WTIMK	IICMK0[Note 1]	CSIMK31[Note 2]	CSIMK30

Address: FFE6H After Reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
MK1L	1	1	1	1	1	KRMK	WTMK	ADMK0

XXMKX	Interrupt Servicing Control
0	Interrupt servicing enabled
1	Interrupt servicing disabled

Notes 1. Incorporated only in the μPD780024 and 780034 Subseries. Be sure to set 1 for the μPD780024Y, 780034Y Subseries.

2. Incorporated only in the μPD780024Y, 780034Y Subseries. Be sure to set 1 for the μPD780024, 780034 Subseries.

Cautions 1. If the watchdog timer is used in watchdog timer mode 1, the contents of the WDTMK flag become undefined when read.

2. Because port 0 pins have an alternate function as external interrupt request input, when the output level is changed by specifying the output mode of the port function, an interrupt request flag is set. Therefore, 1 should be set in the interrupt mask flag before using the output mode.

3. Always set MK1L bits 3 to 7 to 1.

(3) Priority specify flag registers (PR0L, PR0H, PR1L)

The priority specify flag registers are used to set the corresponding maskable interrupt priority orders.

PR0L, PR0H, and PR1L are set by a 1-bit or 8-bit memory manipulation instruction. If PR0L and PR0H are combined to form 16-bit register PR0, they are set with a 16-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets these registers to FFH.

Figure 19-4. Priority Specify Flag Register (PR0L, PR0H, PR1L) Format

Address: FFE8H After Reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PR0L	STPR0	SRPR0	SERPR0	PPR3	PPR2	PPR1	PPR0	WDTPR

Address: FFE9H After Reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PR0H	TMPR51	TMPR50	TMPR01	TMPR00	WTIPR	IICPR0[Note 1]	CSIPR31[Note 2]	CSIPR30

Address: FFEAH After Reset: FFH R/W

Symbol	7	6	5	4	3	2	1	0
PR1L	1	1	1	1	1	KRPR	WTPR	ADPR0

XXPRX	Priority Level Selection
0	High priority level
1	Low priority level

Notes 1. Incorporated only in the μPD780024 and 780034 Subseries. Be sure to set 1 for the μPD780024Y, 780034Y Subseries.

2. Incorporated only in the μPD780024Y, 780034Y Subseries. Be sure to set 1 for the μPD780024, 780034 Subseries.

Cautions 1. When the watchdog timer is used in the watchdog timer 1 mode, set 1 in the WDTPR flag.

2. Always set PR1L bits 3 to 7 to 1.

(4) External interrupt rising edge enable register (EGP), External interrupt falling edge enable register (EGN)

These registers specify the valid edge for INTP0 to INTP3.

EGP and EGN are set by a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets these registers to 00H.

Figure 19-5. External Interrupt Rising Edge Enable Register (EGP),
External Interrupt Falling Edge Enable Register (EGN) Format

Address: FF48H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
EGP	0	0	0	0	EGP3	EGP2	EGP1	EGP0

Address: FF49H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
EGN	0	0	0	0	EGN3	EGN2	EGN1	EGN0

| EGPn	EGNn	INTPn Pin Valid Edge Selection (n = 0 to 3)
0	0	Interrupt disable
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

(5) Program status word (PSW)

The program status word is a register to hold the instruction execution result and the current status for an interrupt request. The IE flag to set maskable interrupt enable/disable and the ISP flag to control multiple processing are mapped.

Besides 8-bit read/write, this register can carry out operations with a bit manipulation instruction and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of PSW are automatically saved into a stack and the IE flag is reset to 0. If a maskable interrupt request is acknowledged, the contents of the priority specify flag of the acknowledged interrupt are transferred to the ISP flag. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are reset from the stack with the RETI, RETB, and POP PSW instructions.

RESET input sets PSW to 02H.

Figure 19-6. Program Status Word Format

	7	6	5	4	3	2	1	0	After Reset
PSW	IE	Z	RBS1	AC	RBS0	0	ISP	CY	02H

Used when normal instruction is executed

ISP	Priority of Interrupt Currently Being Serviced
0	High-priority interrupt servicing (Low-priority interrupt disable)
1	Interrupt request not acknowledged, or low-priority interrupt servicing (All maskable interrupts enable)

| IE	Interrupt Request Acknowledge Enable/Disable
0	Disable
1	Enable

358

19.4 Interrupt Servicing Operations

19.4.1 Non-maskable interrupt request acknowledge operation

A non-maskable interrupt request is unconditionally acknowledged even if in an interrupt acknowledge disable state. It does not undergo interrupt priority control and has highest priority over all other interrupts.

If a non-maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag and ISP flag are reset (0), and the contents of the vector table are loaded into PC and branched.

A new non-maskable interrupt request generated during execution of a non-maskable interrupt servicing program is acknowledged after the current execution of the non-maskable interrupt servicing program is terminated (following RETI instruction execution) and one main routine instruction is executed. However, if a new non-maskable interrupt request is generated twice or more during non-maskable interrupt servicing program execution, only one non-maskable interrupt request is acknowledged after termination of the non-maskable interrupt servicing program execution. Figures 19-7, 19-8, and 19-9 show the flowchart of the non-maskable interrupt request generation through acknowledge, acknowledge timing of non-maskable interrupt request, and acknowledge operation at multiple non-maskable interrupt request generation, respectively.

Figure 19-7. Non-Maskable Interrupt Request Generation to Acknowledge Flowchart

WDTM: Watchdog timer mode register
WDT : Watchdog timer

**Figure 19-8. Non-Maskable Interrupt Request Acknowledge Timing**

CPU processing	Instruction	Instruction	PSW, PC Save, Jump to interrupt servicing	Interrupt Service progam

WDTIF

Interrupt request generated during this interval is acknowledged at ↑ .

WDTIF: Watchdog timer interrupt request flag

Figure 19-9. Non-Maskable Interrupt Request Acknowledge Operation

(a) If a non-maskable interrupt request is generated during non-maskable interrupt servicing program execution

(b) If two non-maskable interrupt requests are generated during non-maskable interrupt servicing program execution

19.4.2 Maskable interrupt acknowledge operation

A maskable interrupt becomes acknowledgeable when an interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if in the interrupt enable state (when IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request (when the ISP flag is reset to 0). The times from generation of a maskable interrupt request until interrupt servicing is performed are listed in Table 19-3 below.

For the interrupt request acknowledge timing, see Figures 19-11 and 19-12.

Table 19-3. Times from Generation of Maskable Interrupt until Servicing

	Minimum Time	Maximum Time**Note**
When ××PR = 0	7 clocks	32 clocks
When ××PR = 1	8 clocks	33 clocks

Note If an interrupt request is generated just before a divide instruction, the wait time becomes longer.

Remark 1 clock: $1/f_{CPU}$ (f_{CPU}: CPU clock)

If two or more interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specify flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 19-10 shows the interrupt request acknowledge algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specify flag corresponding to the acknowledged interrupt are transferred to the ISP flag. Further, the vector table data determined for each interrupt request is loaded into PC and branched.

Return from an interrupt is possible with the RETI instruction.

Figure 19-10. Interrupt Request Acknowledge Processing Algorithm


××IF : Interrupt request flag

××MK : Interrupt mask flag

××PR : Priority specify flag

IE : Flag that controls acknowledge of maskable interrupt request (1 = Enable, 0 = Disable)

ISP : Flag that indicates the priority level of the interrupt currently being serviced (0 = high-priority interrupt servicing, 1 = No interrupt request received, or low-priority interrupt servicing)

Figure 19-11. Interrupt Request Acknowledge Timing (Minimum Time)

Remark 1 clock: 1/fCPU (fCPU: CPU clock)

Figure 19-12. Interrupt Request Acknowledge Timing (Maximum Time)

Remark 1 clock: 1/fCPU (fCPU: CPU clock)

19.4.3 Software interrupt request acknowledge operation

A software interrupt acknowledge is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.

If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), and the contents of the vector table (003EH, 003FH) are loaded into PC and branched.

Return from a software interrupt is possible with the RETB instruction.

Caution Do not use the RETI instruction for returning from the software interrupt.

19.4.4 Multiple interrupt servicing

Multiple interrupts occur when another interrupt request is acknowledged during execution of an interrupt.

Multiple interrupts do not occur unless the interrupt request acknowledge enable state is selected (IE = 1) (except non-maskable interrupts). Also, when an interrupt request is received, interrupt requests acknowledge becomes disabled (IE = 0). Therefore, to enable multiple interrupts, it is necessary to set (1) the IE flag with the EI instruction during interrupt servicing to enable interrupt acknowledge.

Moreover, even if interrupts are enabled, multiple interrupts may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control. Programmable priority control is used for multiple interrupts.

In the interrupt enable state, if an interrupt request with a priority equal to or higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing. Interrupt requests that are not enabled because of the interrupt disable state or they have a lower priority are held pending. When servicing of the current interrupt ends, the pended interrupt request is acknowledged following execution of one main processing instruction execution.

Multiple interrupt servicing is not possible during non-maskable interrupt servicing.

Table 19-4 shows interrupt requests enabled for multiple interrupt servicing, and Figure 19-13 shows multiple interrupt examples.

Table 19-4. Interrupt Request Enabled for Multiple Interrupt during Interrupt Servicing

Multiple Interrupt Request		Non-Maskable Interrupt Request	Maskable Interrupt Request			
			PR = 0		PR = 1	
Interrupt being Serviced			IE = 1	IE = 0	IE = 1	IE = 0
Non-maskable interrupt		×	×	×	×	×
Maskable interrupt	ISP = 0	○	○	×	×	×
	ISP = 1	○	○	×	○	×
Software interrupt		○	○	×	○	×

Remarks 1. ○ : Multiple interrupt enable

2. × : Multiple interrupt disable

3. ISP and IE are flags contained in PSW.

ISP = 0 : An interrupt with higher priority is being serviced.

ISP = 1 : No interrupt request has been acknowledged, or an interrupt with a lower priority is being serviced.

IE = 0 : Interrupt request acknowledge is disabled.

IE = 1 : Interrupt request acknowledge is enabled.

4. PR is a flag contained in PR0L, PR0H, and PR1L.

PR = 0 : Higher priority level

PR = 1 : Lower priority level

Figure 19-13. Multiple Interrupt Examples (1/2)

Example 1. Multiple interrupts occur twice

During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the EI instruction must always be issued to enable interrupt request acknowledge.

Example 2. Multiple interrupt servicing does not occur due to priority control

Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 0 : Higher priority level
PR = 1 : Lower priority level
IE = 0 : Interrupt request acknowledge disable

Figure 19-13. Multiple Interrupt Examples (2/2)

Example 3. Multiple interrupt servicing does not occur because interrupt is not enabled

Interrupt is not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 0 : Higher priority level

IE = 0 : Interrupt request acknowledge disabled

19.4.5 Interrupt request hold

There are instructions where, even if an interrupt request is issued for them while another instruction is executed, request acknowledge is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- MOV PSW, #byte
- MOV A, PSW
- MOV PSW, A
- MOV1 PSW. bit, CY
- MOV1 CY, PSW. bit
- AND1 CY, PSW. bit
- OR1 CY, PSW. bit
- XOR1 CY, PSW. bit
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- PUSH PSW
- POP PSW
- BT PSW. bit, $addr16
- BF PSW. bit, $addr16
- BTCLR PSW. bit, $addr16
- EI
- DI
- Manipulate instructions for the IF0L, IF0H, IF1L, MK0L, MK0H, MK1L, PR0L, PR0H, PR1L, EGP, and EGN registers.

Caution **The BRK instruction is not one of the above-listed interrupt request hold instructions. However, the software interrupt activated by executing the BRK instruction causes the IE flag to be cleared. Therefore, even if a maskable interrupt requests is generated during execution of the BRK instruction, the interrupt request is not acknowledged. However, a non-maskable interrupt request is acknowledged.**

Figure 19-14 shows the timing with which interrupt requests are held pending.

Figure 19-14. Interrupt Request Hold

CPU processing	Instruction N	Instruction M	Save PSW and PC, Jump to interrupt servicing	Interrupt servicing program

××IF

Remarks 1. Instruction N: Interrupt request hold instruction
2. Instruction M: Instruction other than interrupt request hold instruction
3. The ××PR (priority level) values do not affect the operation of ××IF (instruction request)

CHAPTER 20 EXTERNAL DEVICE EXPANSION FUNCTION

20.1 External Device Expansion Function

The external device expansion function connects external devices to areas other than the internal ROM, RAM, and SFR. Connection of external devices uses ports 4 to 6. Ports 4 to 6 control address/data, read/write strobe, wait, address strobe, etc.

Table 20-1. Pin Functions in External Memory Expansion Mode

Name	Function	Alternate Function
AD0 to AD7	Multiplexed address/data bus	P40 to P47
A8 to A15	Address bus	P50 to P57
$\overline{RD}$	Read strobe signal	P64
$\overline{WR}$	Write strobe signal	P65
$\overline{WAIT}$	Wait signal	P66
ASTB	Address strobe signal	P67

Pin Function at External Device Connection (column group header spanning Name and Function)

Table 20-2. State of Port 4 to 6 Pins in External Memory Expansion Mode

Port / External expansion mode	Port 4 0 to 7	Port 5 0 1 2 3 4 5 6 7	Port 6 0 1 2 3 4 5 6 7
Single-chip mode	Port	Port	Port
256-byte expansion mode	Address/data	Port	Port / $\overline{RD}$, $\overline{WR}$, $\overline{WAIT}$, ASTB
4-Kbyte expansion mode	Address/data	Address / Port	Port / $\overline{RD}$, $\overline{WR}$, $\overline{WAIT}$, ASTB
16-Kbyte expansion mode	Address/data	Address / Port	Port / $\overline{RD}$, $\overline{WR}$, $\overline{WAIT}$, ASTB
Full-address mode	Address/data	Address	Port / $\overline{RD}$, $\overline{WR}$, $\overline{WAIT}$, ASTB

Caution When the external wait function is not used, the $\overline{WAIT}$ pin can be used as a port in all modes.

The memory maps when the external device expansion function is used are as follows.

Figure 20-1. Memory Map when Using External Device Function (1/2)

(a) Memory map of μPD780021, 780031, 780021Y, 780031Y and of μPD78F0034, 78F0034Y when internal ROM (flash memory) size is 8 Kbytes

(b) Memory map of μPD780022, 780032, 780022Y, 780032Y and of μPD78F0034, 78F0034Y when internal ROM (flash memory) size is 16 Kbytes

Figure 20-1. Memory Map when Using External Device Function (2/2)

(c) Memory map of μPD780023, 780033, 780023Y, 780033Y and of μPD78F0034, 78F0034Y when internal ROM (flash memory) size is 24 Kbytes

(d) Memory map of μPD780024, 780034, 780024Y, 780034Y and of μPD78F0034, 780034Y when internal ROM (flash memory) size is 32 Kbytes

FFFFH	SFR
FF00H	
FEFFH	Internal High-Speed RAM
FB00H	
FAFFH	Reserved
F800H	
F7FFH	Full-Address Mode (when MM2 - MM0 = 111)
A000H	
9FFFH	16-Kbyte Expansion Mode (when MM2 - MM0 = 101)
7000H	
6FFFH	4-Kbyte Expansion Mode (when MM2 - MM0 = 100)
6100H	
60FFH	256-byte Expansion Mode (when MM2 - MM0 = 011)
6000H	
5FFFH	Single-Chip Mode
0000H	

FFFFH	SFR
FF00H	
FEFFH	Internal High-Speed RAM
FB00H	
FAFFH	Reserved
F800H	
F7FFH	Full-Address Mode (when MM2 - MM0 = 111)
C000H	
BFFFH	16-Kbyte Expansion Mode (when MM2 - MM0 = 101)
9000H	
8FFFH	4-Kbyte Expansion Mode (when MM2 - MM0 = 100)
8100H	
80FFH	256-byte Expansion Mode (when MM2 - MM0 = 011)
8000H	
7FFFH	Single-Chip Mode
0000H	

20.2 External Device Expansion Function Control Register

The external device expansion function is controlled by the following two types of registers.

- Memory expansion mode register (MEM)
- Memory expansion wait setting register (MM)

(1) Memory expansion mode register (MEM)

MEM sets the external expansion area.

MEM is set by a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets MEM to 00H.

Figure 20-2. Memory Expansion Mode Register (MEM) Format

Address: FF47H After Reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
MEM	0	0	0	0	0	MM2	MM1	MM0

MM2	MM1	MM0	Single-Chip/Memory Expansion Mode Selection		P40 to P47, P50 to P57, P64 to P67 Pin State				
					P40 to P47	P50 to P53	P54, P55	P56, P57	P64 to P67
0	0	0	Single-chip mode		Port mode				
0	0	1							
0	1	1	Memory expansion mode	256-byte mode	AD0 to AD7	Port mode			P64 = $\overline{\text{RD}}$ P65 = $\overline{\text{WR}}$
1	0	0		4-Kbyte mode		A8 to A11	Port mode		P66 = $\overline{\text{WAIT}}$ P67 = ASTB
1	0	1		16-Kbyte mode			A12, A13	Port mode	
1	1	1		Full-address mode**Note**				A14, A15	
Other than above			Setting prohibited						

Note The full-address mode allows external expansion to the entire 64-Kbyte address space except for the internal ROM, RAM, SFR areas and the reserved areas.

(2) Memory expansion wait setting register (MM)

MM sets the number of waits.

MM is set by a 1-bit or 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets MM to 10H.

Figure 20-3. Memory Expansion Wait Setting Register (MM) Format

Address: FFF8H After Reset: 10H R/W

Symbol	7	6	5	4	3	2	1	0
MM	0	0	PW1	PW0	0	0	0	0

PW1	PW0	Wait Control
0	0	No wait
0	1	Wait (one wait state inserted)
1	0	Setting prohibited
1	1	Wait control by external wait pin

20.3 External Device Expansion Function Timing

Timing control signal output pins in the external memory expansion mode are as follows.

(1) $\overline{\text{RD}}$ pin (Alternate function: P64)

Read strobe output pin. The read strobe output pin is output in data accesses and instruction fetches from external memory.

During internal memory access, the read strobe signal is not output (maintains high level).

(2) $\overline{\text{WR}}$ pin (Alternate function: P65)

Write strobe signal output pin. The write strobe signal is output in data access to external memory.

During internal memory access, the write strobe signal is not output (maintains high level)

(3) $\overline{\text{WAIT}}$ pin (Alternate function: P66)

External wait signal input pin.

When the external wait is not used, the $\overline{\text{WAIT}}$ pin can be used as an input/output port.

During internal memory access, the external wait signal is ignored.

(4) ASTB pin (Alternate function: P67)

Address strobe signal output pin. The address strobe signal is output regardless of data access and instruction fetch from external memory. During internal memory access, the address strobe signal is not output.

(5) AD0 to AD7, A8 to A15 pins (Alternate function: P40 to P47, P50 to P57)

Address/data signal output pins. Valid signal is output or input during data accesses and instruction fetches from external memory.

These signals change even during internal memory access (output values are undefined).

The timing charts are shown in Figures 20-4 to 20-7.

**Figure 20-4. Instruction Fetch from External Memory**

(a) No wait (PW1, PW0 = 0, 0) setting

ASTB	
$\overline{RD}$	
AD0 to AD7	Lower address Instruction code
A8 to A15	Higher address

(b) Wait (PW1, PW0 = 0, 1) setting

ASTB	
$\overline{RD}$	
AD0 to AD7	Lower address Instruction code
A8 to A15	Higher address
Internal wait signal (1-clock wait)	

(c) External wait (PW1, PW0 = 1, 1) setting

ASTB	
$\overline{RD}$	
AD0 to AD7	Lower address Instruction code
A8 to A15	Higher address
$\overline{WAIT}$	

375

Figure 20-5. External Memory Read Timing

(a) No wait (PW1, PW0 = 0, 0) setting

(b) Wait (PW1, PW0 = 0, 1) setting

**(c) External wait (PW1, PW0 = 1, 1) setting**

Figure 20-6. External Memory Write Timing

(a) No wait (PW1, PW0 = 0, 0) setting

(b) Wait (PW1, PW0 = 0, 1) setting


(c) External wait (PW1, PW0 = 1, 1) setting

Figure 20-7. External Memory Read Modify Write Timing

(a) No wait (PW1, PW0 = 0, 0) setting

ASTB

$\overline{RD}$

$\overline{WR}$

AD0 to AD7 — Lower address — Read data — Hi-Z — Write data

A8 to A15 — Higher address

(b) Wait (PW1, PW0 = 0, 1) setting

ASTB

$\overline{RD}$

$\overline{WR}$

AD0 to AD7 — Lower address — Read data — Hi-Z — Write data

A8 to A15 — Higher address

Internal wait signal
(1-clock wait)

(c) External wait (PW1, PW0 = 1, 1) setting

ASTB

$\overline{RD}$

$\overline{WR}$

AD0 to AD7 — Lower address — Read data — Hi-Z — Write data

A8 to A15 — Higher address

$\overline{WAIT}$

20.4 Example of Connection with Memory

This section provide an example of connecting the μPD780024 with external memory (in this example, SRAM) in Figure 20-8. In addition, the external device expansion function is used in the full-address mode, and the addresses from 0000H to 7FFFH (32 Kbytes) are allocated for internal ROM, and the addresses after 8000H from SRAM.

Figure 20-8. Connection Example of μPD780024 and Memory

[MEMO]

CHAPTER 21 STANDBY FUNCTION

21.1 Standby Function and Configuration

21.1.1 Standby function

The standby function is designed to decrease power consumption of the system. The following two modes are available.

(1) HALT mode

Halt instruction execution sets the HALT mode. The HALT mode is intended to stop the CPU operation clock. The system clock oscillator continues oscillating. In this mode, current consumption is not decreased as much as in the STOP mode. However, the HALT mode is effective to restart operation immediately upon interrupt request and to carry out intermittent operations such as watch applications.

(2) STOP mode

Stop instruction execution sets the STOP mode. In the STOP mode, the main system clock oscillator stops, stopping the whole system, thereby considerably reducing the CPU power consumption.

Data memory low-voltage hold (down to V_{DD} = 1.6 V) is possible. Thus, the STOP mode is effective to hold data memory contents with ultra-low current consumption. Because this mode can be cleared upon interrupt request, it enables intermittent operations to be carried out.

However, because a wait time is required to secure an oscillation stabilization time after the STOP mode is cleared, select the HALT mode if it is necessary to start processing immediately upon interrupt request.

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The input/output port output latch and output buffer statuses are also held.

Cautions 1. The STOP mode can be used only when the system operates with the main system clock (subsystem clock oscillation cannot be stopped). The HALT mode can be used with either the main system clock or the subsystem clock.

2. When operation is transferred to the STOP mode, be sure to stop the peripheral hardware operation and execute the STOP instruction.

3. The following sequence is recommended for power consumption reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS0) of the A/D converter mode register (ADM0) to 0 to stop the A/D conversion operation, and then execute the HALT or STOP instruction.

21.1.2 Standby function control register

The wait time after the STOP mode is cleared upon interrupt request is controlled with the oscillation stabilization time select register (OSTS).

OSTS is set by an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets OSTS to 04H.

Figure 21-1.   Oscillation Stabilization Time Select Register (OSTS) Format

Address: FFFAH After Reset: 04H R/W

Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0

OSTS2	OSTS1	OSTS0	Selection of Oscillation Stabilization Time
0	0	0	$2^{12}/f_x$ (488 μs)
0	0	1	$2^{14}/f_x$ (1.95 ms)
0	1	0	$2^{15}/f_x$ (3.91 ms)
0	1	1	$2^{16}/f_x$ (7.81 ms)
1	0	0	$2^{17}/f_x$ (15.6 ms)
Other than above			Setting prohibited

Caution   The wait time after the STOP mode is cleared does not include the time (see "a" in the illustration below) from STOP mode clear to clock oscillation start. The time is not included either by $\overline{\text{RESET}}$ input or by interrupt request generation.

Remarks 1. f_x: Main system clock oscillation frequency

2. Values in parentheses are for operation with f_x = 8.38 MHz.

21.2 Standby Function Operations

21.2.1 HALT mode

(1) HALT mode setting and operating statuses

The HALT mode is set by executing the HALT instruction. It can be set with the main system clock or the subsystem clock.

The operating statuses in the HALT mode are described below.

Table 21-1. HALT Mode Operating Statuses

HALT Mode Setting / Item	During HALT Instruction Execution Using Main System Clock		During HALT Instruction Execution Using Subsystem Clock	
	Without Subsystem Clock[Note 1]	With Subsystem Clock[Note 2]	With Main System Clock Oscillation	With Main System Clock Oscillation Stopped
Clock generator	Both main system clock and subsystem clock can be oscillated. Clock supply to CPU stops.			
CPU	Operation stops.			
Port (Output latch)	Status before HALT mode setting is held.			
16-bit timer/event counter	Operable			Operable when TI00 is selected.
8-bit timer/event counter	Operable			Operable when TI50, TI51 are selected as count clock.
Watch timer	Operable when $f_X/2^7$ is selected as count clock	Operable		Operable when f_{XT} is selected as count clock.
Watchdog timer	Operable			Operation stops.
A/D converter	Stop			
Serial interface	Operable			Operable during external SCK.
External interrupt	Operable			
Bus line during external expansion	AD0 to AD7	High impedance		
	A8 to A15	Status before HALT mode setting is held.		
	ASTB	Low level		
	$\overline{WR}$, $\overline{RD}$	High level		
	$\overline{WAIT}$	High impedance		

Notes 1. Including case when external clock is not supplied.

**2.** Including case when external clock is supplied.

(2) HALT mode clear

The HALT mode can be cleared with the following three types of sources.

(a) Clear upon unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is cleared. If interrupt acknowledge is enabled, vectored interrupt service is carried out. If interrupt acknowledge is disabled, the next address instruction is executed.

Figure 21-2.   HALT Mode Clear Upon Interrupt Request Generation

Remarks 1. The broken line indicates the case when the interrupt request which has cleared the standby mode is acknowledged.

2. Wait times are as follows:
- When vectored interrupt service is carried out   : 8 or 9 clocks
- When vectored interrupt service is not carried out : 2 or 3 clocks

(b) Clear upon non-maskable interrupt request

When an non-maskable interrupt request is generated, the HALT mode is cleared and vectored interrupt service is carried out whether interrupt acknowledge is enabled or disabled.

(c) Clear upon $\overline{\text{RESET}}$ input

When $\overline{\text{RESET}}$ signal is input, HALT mode is released. And, as in the case with normal reset operation, a program is executed after branch to the reset vector address.

Figure 21-3. HALT Mode Release by $\overline{\text{RESET}}$ Input

Remarks 1. fx: Main system clock oscillation frequency

2. Values in parentheses are for operation with fx = 8.38 MHz.

Table 21-2. Operation after HALT Mode Release

Release Source	MKxx	PRxx	IE	ISP	Operation
Maskable interrupt request	0	0	0	×	Next address instruction execution
	0	0	1	×	Interrupt service execution
	0	1	0	1	Next address instruction execution
	0	1	×	0	
	0	1	1	1	Interrupt service execution
	1	×	×	×	HALT mode hold
Non-maskable interrupt request	—	—	×	×	Interrupt service execution
$\overline{\text{RESET}}$ input	—	—	×	×	Reset processing

×: don't care

385

21.2.2 STOP mode

(1) STOP mode setting and operating status
The STOP mode is set by executing the STOP instruction. It can be set only with the main system clock.

Cautions 1. When the STOP mode is set, the X2 pin is internally connected to V$_{DD1}$ via a pull-up resistor to minimize the leakage current at the crystal oscillator. Thus, do not use the STOP mode in a system where an external clock is used for the main system clock.
2. Because the interrupt request signal is used to clear the standby mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the standby mode is immediately cleared if set. Thus, the STOP mode is reset to the HALT mode immediately after execution of the STOP instruction. After the wait set using the oscillation stabilization time select register (OSTS), the operating mode is set.

The operating status in the STOP mode is described in Table 21-3 below.

Table 21-3. STOP Mode Operating Status

| STOP Mode Setting Item		With Subsystem Clock	Without Subsystem Clock
Clock generator		Only main system clock oscillation is stopped.	
CPU		Operation stops.	
Port (Output latch)		Status before STOP mode setting is held.	
16-bit timer/event counter		Operation stops.	
8-bit timer/event counter		Operable only when TI50, TI51 are selected as count clock.	
Watch timer		Operable when f$_{XT}$ is selected as counter clock.	Operation stops.
Watchdog timer		Operation stops.	
Clock output/buzzer output		PCL and BUZ at low level.	
A/D converter		Operation stops	
Serial interface	Other than UART	Operable only when externally supplied clock is specified as the serial clock.	
	UART	Operation stops. (transmit shift register (TXS0), receive shift register (RX0), and receive buffer register (RXB0) hold the value just before the clock stop.)	
External interrupt		Operatable	
Bus line during external expansion	AD0 to AD7	High impedance	
	A8 to A15	Status before STOP mode setting is held.	
	ASTB	Low level	
	$\overline{WR}$, $\overline{RD}$	High level	
	$\overline{WAIT}$	High impedance	

(2) STOP mode release

The STOP mode can be released by the following two types of sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the STOP mode is released. If interrupt acknowledge is enabled after the lapse of oscillation stabilization time, vectored interrupt service is carried out. If interrupt acknowledge is disabled, the next address instruction is executed.

Figure 21-4. STOP Mode Release by Interrupt Request Generation


Remark The broken line indicates the case when the interrupt request which has cleared the standby status is acknowledged.

(b) Release by $\overline{\text{RESET}}$ input

The STOP mode is cleared when $\overline{\text{RESET}}$ signal is input, and after the lapse of oscillation stabilization time, reset operation is carried out.

Figure 21-5. STOP Mode Release by $\overline{\text{RESET}}$ Input

Remarks 1. fx: Main system clock oscillation frequency
2. Values in parentheses are for operation with fx = 8.38 MHz.

Table 21-4.   Operation after STOP Mode Release

Release Source	MK××	PR××	IE	ISP	Operation
Maskable interrupt request	0	0	0	×	Next address instruction execution
	0	0	1	×	Interrupt service execution
	0	1	0	1	Next address instruction execution
	0	1	×	0	
	0	1	1	1	Interrupt service execution
	1	×	×	×	STOP mode hold
$\overline{\text{RESET}}$ input	—	—	×	×	Reset processing

×: don't care

CHAPTER 22 RESET FUNCTION

22.1 Reset Function

The following two operations are available to generate the reset function.

(1) External reset input via $\overline{\text{RESET}}$ pin
(2) Internal reset by watchdog timer runaway time detection

External reset and internal reset have no functional differences. In both cases, program execution starts at the address at 0000H and 0001H by $\overline{\text{RESET}}$ input. When a low level is input to the $\overline{\text{RESET}}$ pin or the watchdog timer overflows, a reset is applied and each hardware is set to the status shown in Table 22-1. Each pin has high impedance during reset input or during oscillation stabilization time just after reset clear.

When a high level is input to the $\overline{\text{RESET}}$ pin, the reset is cleared and program execution starts after the lapse of oscillation stabilization time $2^{17}/f_X$. The reset applied by watchdog timer overflow is automatically cleared after a reset and program execution starts after the lapse of oscillation stabilization time $2^{17}/f_X$ (see Figures 22-2 to 22-4).

Cautions 1. For an external reset, input a low level for 10 μs or more to the $\overline{\text{RESET}}$ pin.
2. During reset input, main system clock oscillation remains stopped but subsystem clock oscillation continues.
3. When the STOP mode is cleared by reset, the STOP mode contents are held during reset input. However, the port pin becomes high-impedance.

**Figure 22-1. Reset Function Block Diagram**

**Figure 22-2. Timing of Reset by $\overline{\text{RESET}}$ Input**

**Figure 22-3. Timing of Reset due to Watchdog Timer Overflow**

**Figure 22-4. Timing of Reset in STOP Mode by $\overline{\text{RESET}}$ Input**

Table 22-1. Hardware Statuses after Reset (1/2)

Hardware		Status After Reset
Program counter (PC)[Note 1]		Contents of reset vector table (0000H, 0001H) are set.
Stack pointer (SP)		Undefined
Program status word (PSW)		02H
RAM	Data memory	Undefined[Note 2]
	General register	Undefined[Note 2]
Port (Output latch)		00H
Port mode registers (PM0, PM2 to PM7)		FFH
Pull-up resistor option registers (PU0, PU2 to PU7)		00H
Processor clock control register (PCC)		04H
Memory size switching register (IMS)		CFH[Note 3]
Memory expansion mode register (MEM)		00H
Memory expansion wait setting register (MM)		10H
Oscillation stabilization time selection register (OSTS)		04H
16-bit timer/event counter	Timer register (TM0)	00H
	Capture/compare register (CR00, CR01)	Undefined
	Prescaler mode register (PRM0)	00H
	Mode control register (TMC0)	00H
	Output control register (TOC0)	00H
8-bit timer/event counter	Timer counters (TM50, TM51)	00H
	Compare registers (CR50, CR51)	Undefined
	Clock selection registers (TCL50, TCL51)	00H
	Mode control register (TMC50, TMC51)	04H
Watch timer	Mode control register (WTM)	00H
Watchdog timer	Clock selection register (WDCS)	00H
	Mode register (WDTM)	00H

Notes 1. During reset input or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

2. When a reset is executed in the standby mode, the pre-reset status is held even after reset.

3. Although the initial value is CFH, use the following value to be set for each version.

μPD780021, 780021Y, 780031, 780031Y : 42H

μPD780022, 780022Y, 780032, 780032Y : 44H

μPD780023, 780023Y, 780033, 780033Y : C6H

μPD780024, 780024Y, 780034, 780034Y : C8H

μPD78F0034, 78F0034Y : Value for mask ROM versions

Table 22-1. Hardware Statuses after Reset (2/2)

Hardware		Status After Reset
Clock output/buzzer output controller	Clock output selection register (CKS)	00H
A/D converter	Conversion result registers (ADCR0)	00H
	Mode register (ADM0)	00H
	Analog input channel specification register (ADS0)	00H
Serial interface (UART0)	Asynchronous serial interface mode register (ASIM0)	00H
	Asynchronous serial interface status register (ASIS0)	00H
	Baud rate generator control register (BRGC0)	00H
	Transmit shift register (TXS0)	FFH
	Receive buffer register (RXB0)	
Serial interface (SIO3)	Shift registers (SIO30, SIO31**Note 1**)	Undefined
	Operating mode registers (CSIM30, CSIM31**Note 1**)	00H
Serial interface (IIC0) **Note 2**	Clock selection register (IICCL0)	00H
	Shift register (IIC0)	00H
	Control register (IICC0)	00H
	Status register (IICS0)	00H
	Slave address register (SVA0)	00H
Interrupt	Request flag registers (IF0L, IF0H, IF1L)	00H
	Mask flag registers (MK0L, MK0H, MK1L)	FFH
	Priority specify flag registers (PR0L, PR0H, PR1L)	FFH
	External interrupt rising edge enable register (EGP)	00H
	External interrupt falling edge enable register (EGN)	00H

Notes 1. Provided only in the μPD780024, 780034 Subseries.
2. Provided only in the μPD780024Y, 780034Y Subseries.

CHAPTER 23 μPD78F0034, 78F0034Y

The μPD78F0034 and 78F0034Y are provided as the flash memory versions of the μPD780024, 780024Y, 780034, 780034Y Subseries.

For purposes of simplification, throughout this chapter, the μPD78F0034 is used to refer to both the μPD78F0034 and 78F0034Y. In the same way, with regard to mask ROM versions, the μPD78F0034 is used to refer to the μPD780021, 780022, 780023, 780024 and the μPD780031, 780032, 780033, 780034, respectively.

The μPD78F0034s replace the internal mask ROM of the μPD780034 with flash memory to which a program can be written, deleted and overwritten while mounted on the substrate. Table 23-1 lists the differences among the μPD78F0034 and the mask ROM versions.

Table 23-1. Differences among μPD78F0034 and Mask ROM Versions

Item	μPD78F0034	Mask ROM Versions
Internal ROM configuration	Flash memory	Mask ROM
Internal ROM capacity	32 Kbytes	μPD780021, 780031: 8 Kbytes μPD780022, 780032: 16 Kbytes μPD780023, 780033: 24 Kbytes μPD780024, 780034: 32 Kbytes
Internal high-speed RAM capacity	1024 bytes	μPD780021, 780031: 512 bytes μPD780022, 780032: 512 bytes μPD780023, 780033: 1024 bytes μPD780024, 780034: 1024 bytes
Change of internal ROM and internal high-speed RAM capacity using memory size switching register	Possible**Note**	Not provided
IC pin	None	Available
V_{PP} pin	Available	None
Electrical specifications	Refer to data sheet of each product.	

Note $\overline{\text{RESET}}$ input causes the flash memory and internal high-speed RAM capacities to become 32 Kbytes and 1024 bytes, respectively.

Caution **Flash memory versions and mask ROM versions differ in their noise immunity and noise radiation. If replacing flash memory versions with mask ROM versions when changing from test production to mass production, be sure to perform sufficient evaluation with CS versions (not ES versions) of mask ROM versions.**

23.1 Memory Size Switching Register

The μPD78F0034 allows users to select the internal memory capacity using the memory size switching register (IMS) so that the same memory map as that of the μPD780021, 780022, 780023, 780024 and μPD780031, 780032, 780033, 780034 with a different size of internal memory capacity can be achieved.

IMS is set by using an 8-bit memory manipulation instruction.

$\overline{\text{RESET}}$ input sets IMS to CFH.

Figure 23-1. Memory Size Switching Register (IMS) Format

Address: FFF0H After Reset: CFH W

Symbol	7	6	5	4	3	2	1	0
IMS	RAM2	RAM1	RAM0	0	ROM3	ROM2	ROM1	ROM0

RAM2	RAM1	RAM0	Internal High-Speed RAM Capacity Selection
0	1	0	512 bytes
1	1	0	1024 bytes
Other than above			Setting prohibited

ROM3	ROM2	ROM1	ROM0	Internal ROM Capacity Selection
0	0	1	0	8 Kbytes
0	1	0	0	16 Kbytes
0	1	1	0	24 Kbytes
1	0	0	0	32 Kbytes
1	1	1	1	60 Kbytes (setting prohibited)
Other than above				Setting prohibited

The IMS settings to obtain the same memory map as mask ROM versions are shown in Table 23-2.

Table 23-2. Memory Size Switching Register Settings

Target mask ROM versions	IMS Setting
μPD780021, 780031	42H
μPD780022, 780032	44H
μPD780023, 780033	C6H
μPD780024, 780034	C8H

Caution   When using the mask ROM versions, be sure to set the value indicated in Table 23-2 to IMS.

23.2 Flash Memory Programming

On-board writing of flash memory (with device mounted on target system) is supported.

On-board writing is done after connecting a dedicated flash programmer (Flashpro II (type FL-PR2)) to the host machine and target system.

Moreover, writing to flash memory can also be performed using a flash memory writing adapter connected to Flashpro II.

Remark Flashpro II is a product of Naitou Densei Machidaseisakusho Co., Ltd.

23.2.1 Selection of transmission method

Writing to flash memory is performed using Flashpro II and serial communication. Select the transmission method for writing from Table 23-3. For the selection of the transmission method, a format like the one shown in Figure 23-2 is used. The transmission methods are selected with the V_{PP} pulse numbers shown in Table 23-3.

Table 23-3. Transmission Method List

Transmission Method	Number of Channels	Pin Used	Number of V_{PP} Pulses
3-wire serial I/O	1	SI30/P20 SO30/P21 $\overline{SCK30}$/P22	0
3-wire serial I/O (μPD78F0034 only)	1	SI31/P34 SO31/P35 $\overline{SCK31}$/P36	1
UART	1	RxD0/P23 TxD0/P24 ASCK0/P25	8
I²C bus (μPD78F0034Y only)	1	SDA0/P32 SCL0/P33	4
Pseudo 3-wire serial I/O	1	P72/TI50/TO50 (Serial clock input) P71/TI01 (Serial data output) P70/TI00/TO0 (Serial data input)	12

Cautions 1. Be sure to select the number of V_{PP} pulses shown in Table 23-3 for the transmission method.

2. If performing write operations to flash memory with the UART transmission method, set the main system clock oscillation frequency to 3 MHz or higher.

Figure 23-2. Transmission Method Selection Format

23.2.2 Flash memory programming function

Flash memory writing is performed through command and data transmit/receive operations using the selected transmission method. The main functions are listed in Table 23-4.

Table 23-4. Main Functions of Flash Memory Programming

Function	Description
Reset	Used to detect write stop and transmission synchronization.
Batch verify	Compares entire memory contents and input data.
Batch delete	Deletes the entire memory contents.
Batch blank check	Checks the deletion status of the entire memory.
High-speed write	Performs writing to flash memory according to write start address and number of write data (bytes).
Continuous write	Performs successive write operations using the data input with high-speed write operation.
Status	Checks the current operation mode and operation end.
Oscillation frequency setting	Inputs the resonator oscillation frequency information.
Delete time setting	Inputs the memory delete time.
Baud rate setting	Sets the transmission rate when the UART method is used.
I^{2}C mode setting	Sets the standard/high-speed mode when the I^{2}C bus method is used.
Silicon signature read	Outputs the device name, memory capacity, and device block information.

23.2.3 Flashpro II connection

Connection of the Flashpro II and the μPD78F0034 differs depending on communication method (3-wire serial I/O, UART, and I^{2}C bus). Each type of connection is shown in Figures 23-3, 23-4, and 23-5.

Figure 23-3. Connection of Flashpro II Using 3-Wire Serial I/O Method

n = 0, 1

★

Figure 23-4. Flashpro II Connection Using UART Method

Flashpro II		μPD78F0034
V_{PP}	→	V_{PP}
V_{DD}	→	V_{DD}
$\overline{RESET}$	→	$\overline{RESET}$
SO	→	RXD0
SI	←	TXD0
GND		V_{SS}

Figure 23-5. Flashpro II Connection Using I²C Bus Method

Flashpro II		μPD78F0034Y
V_{PP}	→	V_{PP}
V_{DD}	→	V_{DD}
$\overline{RESET}$	→	$\overline{RESET}$
SCK	→	SCL0
SI	←	SDA0
GND		V_{SS}

Figure 23-6. Flashpro II Connection Using Pseudo 3-wire Serial I/O

Flashpro II		μPD78F0034
V_{PP}	→	V_{PP}
V_{DD}	→	V_{DD}
$\overline{RESET}$	→	$\overline{RESET}$
SCK	→	P72 (Serial clock input)
SO	→	P70 (Serial data input)
SI	←	P71 (Serial data output)
GND		V_{SS}

CHAPTER 24 INSTRUCTION SET

This chapter lists each instruction set of the μPD780024, 780034, 780024Y, 780034Y Subseries in table form. For details of its operation and operation code, refer to the separate document **78K/0 Series User's Manual— Instructions (U12326E)**.

24.1 Legends Used in Operation List

24.1.1 Operand identifiers and description methods

Operands are described in "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for detail). When there are two or more description methods, select one of them. Alphabetic letters in capitals and symbols, #, !, $ and [ ] are key words and must be described as they are. Each symbol has the following meaning.

- # : Immediate data specification
- ! : Absolute address specification
- $: Relative address specification
- [ ] : Indirect address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, $, and [ ] symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 24-1. Operand Identifiers and Description Methods

Identifier	Description Method
r rp sfr sfrp	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7), AX (RP0), BC (RP1), DE (RP2), HL (RP3) Special-function register symbol**Note** Special-function register symbol (16-bit manipulatable register even addresses only)**Note**
saddr saddrp	FE20H to FF1FH Immediate data or labels FE20H to FF1FH Immediate data or labels (even address only)
addr16 addr11 addr5	0000H to FFFFH Immediate data or labels (Only even addresses for 16-bit data transfer instructions) 0800H to 0FFFH Immediate data or labels 0040H to 007FH Immediate data or labels (even address only)
word byte bit	16-bit immediate data or label 8-bit immediate data or label 3-bit immediate data or label
RBn	RB0 to RB3

Note Addresses from FFD0H to FFDFH cannot be accessed with these operands.

Remark For special-function register symbols, refer to **Table 5-5 Special-Function Register List**.

24.1.2 Description of "operation" column

A	:	A register; 8-bit accumulator
X	:	X register
B	:	B register
C	:	C register
D	:	D register
E	:	E register
H	:	H register
L	:	L register
AX	:	AX register pair; 16-bit accumulator
BC	:	BC register pair
DE	:	DE register pair
HL	:	HL register pair
PC	:	Program counter
SP	:	Stack pointer
PSW	:	Program status word
CY	:	Carry flag
AC	:	Auxiliary carry flag
Z	:	Zero flag
RBS	:	Register bank select flag
IE	:	Interrupt request enable flag
NMIS	:	Non-maskable interrupt servicing flag
( )	:	Memory contents indicated by address or register contents in parentheses
X_H, X_L	:	Higher 8 bits and lower 8 bits of 16-bit register
$\wedge$	:	Logical product (AND)
$\vee$	:	Logical sum (OR)
$\veebar$	:	Exclusive logical sum (exclusive OR)
——	:	Inverted data
addr16	:	16-bit immediate data or label
jdisp8	:	Signed 8-bit data (displacement value)

24.1.3 Description of "flag operation" column

(Blank)	:	Not affected
0	:	Cleared to 0
1	:	Set to 1
×	:	Set/cleared according to the result
R	:	Previously saved value is restored

24.2 Operation List

Instruction Group	Mnemonic	Operands	Byte	Clock Note 1	Clock Note 2	Operation	Flag Z AC CY
8-bit data transfer	**MOV**	r, #byte	2	4	–	r ← byte	
		saddr, #byte	3	6	7	(saddr) ← byte	
		sfr, #byte	3	–	7	sfr ← byte	
		A, r ^{Note 3}	1	2	–	A ← r	
		r, A ^{Note 3}	1	2	–	r ← A	
		A, saddr	2	4	5	A ← (saddr)	
		saddr, A	2	4	5	(saddr) ← A	
		A, sfr	2	–	5	A ← sfr	
		sfr, A	2	–	5	sfr ← A	
		A, !addr16	3	8	9 + n	A ← (addr16)	
		!addr16, A	3	8	9 + m	(addr16) ← A	
		PSW, #byte	3	–	7	PSW ← byte	× × ×
		A, PSW	2	–	5	A ← PSW	
		PSW, A	2	–	5	PSW ← A	× × ×
		A, [DE]	1	4	5 + n	A ← (DE)	
		[DE], A	1	4	5 + m	(DE) ← A	
		A, [HL]	1	4	5 + n	A ← (HL)	
		[HL], A	1	4	5 + m	(HL) ← A	
		A, [HL + byte]	2	8	9 + n	A ← (HL + byte)	
		[HL + byte], A	2	8	9 + m	(HL + byte) ← A	
		A, [HL + B]	1	6	7 + n	A ← (HL + B)	
		[HL + B], A	1	6	7 + m	(HL + B) ← A	
		A, [HL + C]	1	6	7 + n	A ← (HL + C)	
		[HL + C], A	1	6	7 + m	(HL + C) ← A	
	XCH	A, r ^{Note 3}	1	2	–	A ↔ r	
		A, saddr	2	4	6	A ↔ (saddr)	
		A, sfr	2	–	6	A ↔ (sfr)	
		A, !addr16	3	8	10 + n + m	A ↔ (addr16)	
		A, [DE]	1	4	6 + n + m	A ↔ (DE)	
		A, [HL]	1	4	6 + n + m	A ↔ (HL)	
		A, [HL + byte]	2	8	10 + n + m	A ↔ (HL + byte)	
		A, [HL + B]	2	8	10 + n + m	A ↔ (HL + B)	
		A, [HL + C]	2	8	10 + n + m	A ↔ (HL + C)	

Notes 1. When the internal high-speed RAM area is accessed or instruction with no data access

   2. When an area except the internal high-speed RAM area is accessed.

   3. Except "r = A"

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (f$_{CPU}$) selected by the processor clock control register (PCC).

   2. This clock cycle applies to internal ROM program.

   3. n is the number of waits when external memory expansion area is read from.

   4. m is the number of waits when external memory expansion area is written to.

Instruction Group	Mnemonic	Operands	Byte	Clock Note 1	Clock Note 2	Operation	Flag Z	Flag AC	Flag CY
16-bit data transfer	**MOVW**	rp, #word	3	6	–	rp ← word			
		saddrp, #word	4	8	10	(saddrp) ← word			
		sfrp, #word	4	–	10	sfrp ← word			
		AX, saddrp	2	6	8	AX ← (saddrp)			
		saddrp, AX	2	6	8	(saddrp) ← AX			
		AX, sfrp	2	–	8	AX ← sfrp			
		sfrp, AX	2	–	8	sfrp ← AX			
		AX, rp $^{Note 3}$	1	4	–	AX ← rp			
		rp, AX $^{Note 3}$	1	4	–	rp ← AX			
		AX, !addr16	3	10	12 + 2n	AX ← (addr16)			
		!addr16, AX	3	10	12 + 2m	(addr16) ← AX			
	XCHW	AX, rp $^{Note 3}$	1	4	–	AX ↔ rp			
8-bit operation	**ADD**	A, #byte	2	4	–	A, CY ← A + byte	×	×	×
		saddr, #byte	3	6	8	(saddr), CY ← (saddr) + byte	×	×	×
		A, r $^{Note 4}$	2	4	–	A, CY ← A + r	×	×	×
		r, A	2	4	–	r, CY ← r + A	×	×	×
		A, saddr	2	4	5	A, CY ← A + (saddr)	×	×	×
		A, !addr16	3	8	9 + n	A, CY ← A + (addr16)	×	×	×
		A, [HL]	1	4	5 + n	A, CY ← A + (HL)	×	×	×
		A, [HL + byte]	2	8	9 + n	A, CY ← A + (HL + byte)	×	×	×
		A, [HL + B]	2	8	9 + n	A, CY ← A + (HL + B)	×	×	×
		A, [HL + C]	2	8	9 + n	A, CY ← A + (HL + C)	×	×	×
	ADDC	A, #byte	2	4	–	A, CY ← A + byte + CY	×	×	×
		saddr, #byte	3	6	8	(saddr), CY ← (saddr) + byte + CY	×	×	×
		A, r $^{Note 4}$	2	4	–	A, CY ← A + r + CY	×	×	×
		r, A	2	4	–	r, CY ← r + A + CY	×	×	×
		A, saddr	2	4	5	A, CY ← A + (saddr) + CY	×	×	×
		A, !addr16	3	8	9 + n	A, CY ← A + (addr16) + CY	×	×	×
		A, [HL]	1	4	5 + n	A, CY ← A + (HL) + CY	×	×	×
		A, [HL + byte]	2	8	9 + n	A, CY ← A + (HL + byte) + CY	×	×	×
		A, [HL + B]	2	8	9 + n	A, CY ← A + (HL + B) + CY	×	×	×
		A, [HL + C]	2	8	9 + n	A, CY ← A + (HL + C) + CY	×	×	×

Notes 1. When the internal high-speed RAM area is accessed or instruction with no data access

2. When an area except the internal high-speed RAM area is accessed

3. Only when rp = BC, DE or HL

4. Except "r = A"

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (f_{CPU}) selected by the processor clock control register (PCC).

2. This clock cycle applies to internal ROM program.

3. n is the number of waits when external memory expansion area is read from.

4. m is the number of waits when external memory expansion area is written to.

Instruction Group	Mnemonic	Operands	Byte	Clock Note 1	Clock Note 2	Operation	Flag Z	Flag AC	Flag CY
8-bit operation	**SUB**	A, #byte	2	4	–	A, CY ← A – byte	×	×	×
		saddr, #byte	3	6	8	(saddr), CY ← (saddr) – byte	×	×	×
		A, r **Note 3**	2	4	–	A, CY ← A – r	×	×	×
		r, A	2	4	–	r, CY ← r – A	×	×	×
		A, saddr	2	4	5	A, CY ← A – (saddr)	×	×	×
		A, !addr16	3	8	9 + n	A, CY ← A – (addr16)	×	×	×
		A, [HL]	1	4	5 + n	A, CY ← A – (HL)	×	×	×
		A, [HL + byte]	2	8	9 + n	A, CY ← A – (HL + byte)	×	×	×
		A, [HL + B]	2	8	9 + n	A, CY ← A – (HL + B)	×	×	×
		A, [HL + C]	2	8	9 + n	A, CY ← A – (HL + C)	×	×	×
	SUBC	A, #byte	2	4	–	A, CY ← A – byte – CY	×	×	×
		saddr, #byte	3	6	8	(saddr), CY ← (saddr) – byte – CY	×	×	×
		A, r **Note 3**	2	4	–	A, CY ← A – r – CY	×	×	×
		r, A	2	4	–	r, CY ← r – A – CY	×	×	×
		A, saddr	2	4	5	A, CY ← A – (saddr) – CY	×	×	×
		A, !addr16	3	8	9 + n	A, CY ← A – (addr16) – CY	×	×	×
		A, [HL]	1	4	5 + n	A, CY ← A – (HL) – CY	×	×	×
		A, [HL + byte]	2	8	9 + n	A, CY ← A – (HL + byte) – CY	×	×	×
		A, [HL + B]	2	8	9 + n	A, CY ← A – (HL + B) – CY	×	×	×
		A, [HL + C]	2	8	9 + n	A, CY ← A – (HL + C) – CY	×	×	×
	AND	A, #byte	2	4	–	A ← A∧byte	×		
		saddr, #byte	3	6	8	(saddr) ← (saddr)∧byte	×		
		A, r **Note 3**	2	4	–	A ← A∧r	×		
		r, A	2	4	–	r ← r∧A	×		
		A, saddr	2	4	5	A ← A∧(saddr)	×		
		A, !addr16	3	8	9 + n	A ← A∧(addr16)	×		
		A, [HL]	1	4	5 + n	A ← A∧[HL]	×		
		A, [HL + byte]	2	8	9 + n	A ← A∧[HL + byte]	×		
		A, [HL + B]	2	8	9 + n	A ← A∧[HL + B]	×		
		A, [HL + C]	2	8	9 + n	A ← A∧[HL + C]	×		

Notes 1. When the internal high-speed RAM area is accessed or instruction with no data access

     2. When an area except the internal high-speed RAM area is accessed

     3. Except "r = A"

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (f_{CPU}) selected by the processor clock control register (PCC).

      2. This clock cycle applies to internal ROM program.

      3. n is the number of waits when external memory expansion area is read from.

Instruction Group	Mnemonic	Operands	Byte	Clock Note 1	Clock Note 2	Operation	Flag Z	Flag AC	Flag CY
8-bit operation	OR	A, #byte	2	4	−	A ← A∨byte	×		
		saddr, #byte	3	6	8	(saddr) ← (saddr)∨byte	×		
		A, r **Note 3**	2	4	−	A ← A∨r	×		
		r, A	2	4	−	r ← r∨A	×		
		A, saddr	2	4	5	A ← A∨(saddr)	×		
		A, !addr16	3	8	9 + n	A ← A∨(addr16)	×		
		A, [HL]	1	4	5 + n	A ← A∨(HL)	×		
		A, [HL + byte]	2	8	9 + n	A ← A∨(HL + byte)	×		
		A, [HL + B]	2	8	9 + n	A ← A∨(HL + B)	×		
		A, [HL + C]	2	8	9 + n	A ← A∨(HL + C)	×		
	XOR	A, #byte	2	4	−	A ← A$\veebar$byte	×		
		saddr, #byte	3	6	8	(saddr) ← (saddr)$\veebar$byte	×		
		A, r **Note 3**	2	4	−	A ← A$\veebar$r	×		
		r, A	2	4	−	r ← r$\veebar$A	×		
		A, saddr	2	4	5	A ← A$\veebar$(saddr)	×		
		A, !addr16	3	8	9 + n	A ← A$\veebar$(addr16)	×		
		A, [HL]	1	4	5 + n	A ← A$\veebar$(HL)	×		
		A, [HL + byte]	2	8	9 + n	A ← A$\veebar$(HL + byte)	×		
		A, [HL + B]	2	8	9 + n	A ← A$\veebar$(HL + B)	×		
		A, [HL + C]	2	8	9 + n	A ← A$\veebar$(HL + C)	×		
	CMP	A, #byte	2	4	−	A − byte	×	×	×
		saddr, #byte	3	6	8	(saddr) − byte	×	×	×
		A, r **Note 3**	2	4	−	A − r	×	×	×
		r, A	2	4	−	r − A	×	×	×
		A, saddr	2	4	5	A − (saddr)	×	×	×
		A, !addr16	3	8	9 + n	A − (addr16)	×	×	×
		A, [HL]	1	4	5 + n	A − (HL)	×	×	×
		A, [HL + byte]	2	8	9 + n	A − (HL + byte)	×	×	×
		A, [HL + B]	2	8	9 + n	A − (HL + B)	×	×	×
		A, [HL + C]	2	8	9 + n	A − (HL + C)	×	×	×

Notes 1. When the internal high-speed RAM area is accessed or instruction with no data access

    2. When an area except the internal high-speed RAM area is accessed

    3. Except "r = A"

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (fCPU) selected by the processor clock control register (PCC).

    2. This clock cycle applies to internal ROM program.

    3. n is the number of waits when external memory expansion area is read from.

Instruction Group	Mnemonic	Operands	Byte	Clock Note 1	Clock Note 2	Operation	Flag Z	AC	CY
16-bit operation	**ADDW**	AX, #word	3	6	–	AX, CY ← AX + word	×	×	×
	SUBW	AX, #word	3	6	–	AX, CY ← AX − word	×	×	×
	CMPW	AX, #word	3	6	–	AX − word	×	×	×
Multiply/ divide	**MULU**	X	2	16	–	AX ← A × X			
	DIVUW	C	2	25	–	AX (Quotient), C (Remainder) ← AX ÷ C			
Increment/ decrement	**INC**	r	1	2	–	r ← r + 1	×	×	
		saddr	2	4	6	(saddr) ← (saddr) + 1	×	×	
	DEC	r	1	2	–	r ← r − 1	×	×	
		saddr	2	4	6	(saddr) ← (saddr) − 1	×	×	
	INCW	rp	1	4	–	rp ← rp + 1			
	DECW	rp	1	4	–	rp ← rp − 1			
Rotate	**ROR**	A, 1	1	2	–	(CY, $A_7 \leftarrow A_0$, $A_{m-1} \leftarrow A_m$) × 1 time			×
	ROL	A, 1	1	2	–	(CY, $A_0 \leftarrow A_7$, $A_{m+1} \leftarrow A_m$) × 1 time			×
	RORC	A, 1	1	2	–	(CY ← A_0, $A_7 \leftarrow$ CY, $A_{m-1} \leftarrow A_m$) × 1 time			×
	ROLC	A, 1	1	2	–	(CY ← A_7, $A_0 \leftarrow$ CY, $A_{m+1} \leftarrow A_m$) × 1 time			×
	ROR4	[HL]	2	10	12 + n + m	$A_{3-0} \leftarrow (HL)_{3-0}$, $(HL)_{7-4} \leftarrow A_{3-0}$, $(HL)_{3-0} \leftarrow (HL)_{7-4}$			
	ROL4	[HL]	2	10	12 + n + m	$A_{3-0} \leftarrow (HL)_{7-4}$, $(HL)_{3-0} \leftarrow A_{3-0}$, $(HL)_{7-4} \leftarrow (HL)_{3-0}$			
BCD adjust	**ADJBA**		2	4	–	Decimal Adjust Accumulator after Addition	×	×	×
	ADJBS		2	4	–	Decimal Adjust Accumulator after Subtract	×	×	×
Bit manipu- late	**MOV1**	CY, saddr.bit	3	6	7	CY ← (saddr.bit)			×
		CY, sfr.bit	3	–	7	CY ← sfr.bit			×
		CY, A.bit	2	4	–	CY ← A.bit			×
		CY, PSW.bit	3	–	7	CY ← PSW.bit			×
		CY, [HL].bit	2	6	7 + n	CY ← (HL).bit			×
		saddr.bit, CY	3	6	8	(saddr.bit) ← CY			
		sfr.bit, CY	3	–	8	sfr.bit ← CY			
		A.bit, CY	2	4	–	A.bit ← CY			
		PSW.bit, CY	3	–	8	PSW.bit ← CY	×	×	
		[HL].bit, CY	2	6	8 + n + m	(HL).bit ← CY			

Notes 1. When the internal high-speed RAM area is accessed or instruction with no data access

    2. When an area except the internal high-speed RAM area is accessed

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (f_{CPU}) selected by the processor clock control register (PCC).

    2. This clock cycle applies to internal ROM program.

    3. n is the number of waits when external memory expansion area is read from.

    4. m is the number of waits when external memory expansion area is written to.

Instruction Group	Mnemonic	Operands	Byte	Clock Note 1	Clock Note 2	Operation	Flag Z	Flag AC	Flag CY
Bit manipulate	**AND1**	CY, saddr.bit	3	6	7	CY ← CY∧(saddr.bit)			×
		CY, sfr.bit	3	–	7	CY ← CY∧sfr.bit			×
		CY, A.bit	2	4	–	CY ← CY∧A.bit			×
		CY, PSW.bit	3	–	7	CY ← CY∧PSW.bit			×
		CY, [HL].bit	2	6	7 + n	CY ← CY∧(HL).bit			×
	OR1	CY, saddr.bit	3	6	7	CY ← CY∨(saddr.bit)			×
		CY, sfr.bit	3	–	7	CY ← CY∨sfr.bit			×
		CY, A.bit	2	4	–	CY ← CY∨A.bit			×
		CY, PSW.bit	3	–	7	CY ← CY∨PSW.bit			×
		CY, [HL].bit	2	6	7 + n	CY ← CY∨(HL).bit			×
	XOR1	CY, saddr.bit	3	6	7	CY ← CY∀(saddr.bit)			×
		CY, sfr.bit	3	–	7	CY ← CY∀sfr.bit			×
		CY, A.bit	2	4	–	CY ← CY∀A.bit			×
		CY, PSW. bit	3	–	7	CY ← CY∀PSW.bit			×
		CY, [HL].bit	2	6	7 + n	CY ← CY∀(HL).bit			×
	SET1	saddr.bit	2	4	6	(saddr.bit) ← 1			
		sfr.bit	3	–	8	sfr.bit ← 1			
		A.bit	2	4	–	A.bit ← 1			
		PSW.bit	2	–	6	PSW.bit ← 1	×	×	×
		[HL].bit	2	6	8 + n + m	(HL).bit ← 1			
	CLR1	saddr.bit	2	4	6	(saddr.bit) ← 0			
		sfr.bit	3	–	8	sfr.bit ← 0			
		A.bit	2	4	–	A.bit ← 0			
		PSW.bit	2	–	6	PSW.bit ← 0	×	×	×
		[HL].bit	2	6	8 + n + m	(HL).bit ← 0			
	SET1	CY	1	2	–	CY ← 1			1
	CLR1	CY	1	2	–	CY ← 0			0
	NOT1	CY	1	2	–	CY ← $\overline{\text{CY}}$			×

Notes 1. When the internal high-speed RAM area is accessed or instruction with no data access

2. When an area except the internal high-speed RAM area is accessed

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (f_{CPU}) selected by the processor clock control register (PCC).

2. This clock cycle applies to internal ROM program.

3. n is the number of waits when external memory expansion area is read from.

4. m is the number of waits when external memory expansion area is written to.

Instruction Group	Mnemonic	Operands	Byte	Clock Note 1	Clock Note 2	Operation	Flag Z AC CY
Call/return	**CALL**	!addr16	3	7	–	$(SP-1) \leftarrow (PC+3)_H$, $(SP-2) \leftarrow (PC+3)_L$, $PC \leftarrow$ addr16, $SP \leftarrow SP-2$	
	CALLF	!addr11	2	5	–	$(SP-1) \leftarrow (PC+2)_H$, $(SP-2) \leftarrow (PC+2)_L$, $PC_{15-11} \leftarrow 00001$, $PC_{10-0} \leftarrow$ addr11, $SP \leftarrow SP-2$	
	CALLT	[addr5]	1	6	–	$(SP-1) \leftarrow (PC+1)_H$, $(SP-2) \leftarrow (PC+1)_L$, $PC_H \leftarrow (00000000, addr5+1)$, $PC_L \leftarrow (00000000, addr5)$, $SP \leftarrow SP-2$	
	BRK		1	6	–	$(SP-1) \leftarrow PSW$, $(SP-2) \leftarrow (PC+1)_H$, $(SP-3) \leftarrow (PC+1)_L$, $PC_H \leftarrow (003FH)$, $PC_L \leftarrow (003EH)$, $SP \leftarrow SP-3$, $IE \leftarrow 0$	
	RET		1	6	–	$PC_H \leftarrow (SP+1)$, $PC_L \leftarrow (SP)$, $SP \leftarrow SP+2$	
	RETI		1	6	–	$PC_H \leftarrow (SP+1)$, $PC_L \leftarrow (SP)$, $PSW \leftarrow (SP+2)$, $SP \leftarrow SP+3$, $NMIS \leftarrow 0$	R R R
	RETB		1	6	–	$PC_H \leftarrow (SP+1)$, $PC_L \leftarrow (SP)$, $PSW \leftarrow (SP+2)$, $SP \leftarrow SP+3$	R R R
Stack manipulate	**PUSH**	PSW	1	2	–	$(SP-1) \leftarrow PSW$, $SP \leftarrow SP-1$	
		rp	1	4	–	$(SP-1) \leftarrow rp_H$, $(SP-2) \leftarrow rp_L$, $SP \leftarrow SP-2$	
	POP	PSW	1	2	–	$PSW \leftarrow (SP)$, $SP \leftarrow SP+1$	R R R
		rp	1	4	–	$rp_H \leftarrow (SP+1)$, $rp_L \leftarrow (SP)$, $SP \leftarrow SP+2$	
	MOVW	SP, #word	4	–	10	$SP \leftarrow$ word	
		SP, AX	2	–	8	$SP \leftarrow AX$	
		AX, SP	2	–	8	$AX \leftarrow SP$	
Unconditional branch	**BR**	!addr16	3	6	–	$PC \leftarrow$ addr16	
		$addr16	2	6	–	$PC \leftarrow PC+2+jdisp8$	
		AX	2	8	–	$PC_H \leftarrow A$, $PC_L \leftarrow X$	
Conditional branch	**BC**	$addr16	2	6	–	$PC \leftarrow PC+2+jdisp8$ if $CY=1$	
	BNC	$addr16	2	6	–	$PC \leftarrow PC+2+jdisp8$ if $CY=0$	
	BZ	$addr16	2	6	–	$PC \leftarrow PC+2+jdisp8$ if $Z=1$	
	BNZ	$addr16	2	6	–	$PC \leftarrow PC+2+jdisp8$ if $Z=0$	

Notes 1. When the internal high-speed RAM area is accessed or instruction with no data access

      2. When an area except the internal high-speed RAM area is accessed

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (f_{CPU}) selected by the processor clock control register (PCC).

        2. This clock cycle applies to internal ROM program.

Instruction Group	Mnemonic	Operands	Byte	Clock Note 1	Clock Note 2	Operation	Flag Z AC CY
Condi-tional branch	**BT**	saddr.bit, $addr16	3	8	9	PC ← PC + 3 + jdisp8 if(saddr.bit) = 1	
		sfr.bit, $addr16	4	–	11	PC ← PC + 4 + jdisp8 if sfr.bit = 1	
		A.bit, $addr16	3	8	–	PC ← PC + 3 + jdisp8 if A.bit = 1	
		PSW.bit, $addr16	3	–	9	PC ← PC + 3 + jdisp8 if PSW.bit = 1	
		[HL].bit, $addr16	3	10	11 + n	PC ← PC + 3 + jdisp8 if (HL).bit = 1	
	BF	saddr.bit, $addr16	4	10	11	PC ← PC + 4 + jdisp8 if(saddr.bit) = 0	
		sfr.bit, $addr16	4	–	11	PC ← PC + 4 + jdisp8 if sfr.bit = 0	
		A.bit, $addr16	3	8	–	PC ← PC + 3 + jdisp8 if A.bit = 0	
		PSW.bit, $addr16	4	–	11	PC ← PC + 4 + jdisp8 if PSW. bit = 0	
		[HL].bit, $addr16	3	10	11 + n	PC ← PC + 3 + jdisp8 if (HL).bit = 0	
	BTCLR	saddr.bit, $addr16	4	10	12	PC ← PC + 4 + jdisp8 if(saddr.bit) = 1 then reset(saddr.bit)	
		sfr.bit, $addr16	4	–	12	PC ← PC + 4 + jdisp8 if sfr.bit = 1 then reset sfr.bit	
		A.bit, $addr16	3	8	–	PC ← PC + 3 + jdisp8 if A.bit = 1 then reset A.bit	
		PSW.bit, $addr16	4	–	12	PC ← PC + 4 + jdisp8 if PSW.bit = 1 then reset PSW.bit	× × ×
		[HL].bit, $addr16	3	10	12 + n + m	PC ← PC + 3 + jdisp8 if (HL).bit = 1 then reset (HL).bit	
	DBNZ	B, $addr16	2	6	–	B ← B − 1, then PC ← PC + 2 + jdisp8 if B ≠ 0	
		C, $addr16	2	6	–	C ← C −1, then PC ← PC + 2 + jdisp8 if C ≠ 0	
		saddr. $addr16	3	8	10	(saddr) ← (saddr) − 1, then PC ← PC + 3 + jdisp8 if(saddr) ≠ 0	
CPU control	**SEL**	RBn	2	4	–	RBS1, 0 ← n	
	NOP		1	2	–	No Operation	
	EI		2	–	6	IE ← 1(Enable Interrupt)	
	DI		2	–	6	IE ← 0(Disable Interrupt)	
	HALT		2	6	–	Set HALT Mode	
	STOP		2	6	–	Set STOP Mode	

Notes 1. When the internal high-speed RAM area is accessed or instruction with no data access

2. When an area except the internal high-speed RAM area is accessed

Remarks 1. One instruction clock cycle is one cycle of the CPU clock (f_{CPU}) selected by the processor clock control register (PCC).

2. This clock cycle applies to internal ROM program.

3. n is the number of waits when external memory expansion area is read from.

4. m is the number of waits when external memory expansion area is written to.

24.3 Instructions Listed by Addressing Type

(1) 8-bit instructions

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

Second Operand / First Operand	#byte	A	r**Note**	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + byte] [HL + B] [HL + C]	$addr16	1	None
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL + byte] [HL + B] [HL + C]		MOV											
X													MULU
C													DIVUW

Note Except r = A

(2) 16-bit instructions

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

Second Operand / First Operand	#word	AX	rp**Note**	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW**Note**						INCW DECW PUSH POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp = BC, DE, HL

(3) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

Second Operand / First Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

(4) Call instructions/branch instructions

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

Second Operand First Operand	AX	!addr16	!addr11	[addr5]	$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR BC BNC BZ BNZ
Compound instruction					BT BF BTCLR DBNZ

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

[MEMO]

APPENDIX A DIFFERENCES BETWEEN μPD78014H, 78018F, 780024, AND 780034 SUBSERIES

Table A-1 shows the major differences between μPD78014H, 78018F, 780024, and 780034 Subseries.

Table A-1. Major Differences between μPD78014H, 78018F, 780024, and 780034 Subseries

Items \ Name	μPD78014H Subseries	μPD78018F Subseries	μPD780024, 780034 Subseries
Anti-EMI noise measure	Provided	None	Provided
Internal I^{2}C bus version (Y subseries)	None	Exist	Exist (multimaster supported)
PROM (flash memory) version	μPD78P018F		μPD78F0034
Power supply voltage	V_{DD} = 1.8 to 5.5 V		
Internal high-speed RAM size	512 bytes μPD78011H, 78012H 1024 bytes μPD78013H, 78014H	512 bytes μPD78011F, 78012F 1024 bytes μPD78013F, 78014F μPD78015F, 78016F μPD78018F	512 bytes μPD780021/31 μPD780022/32 1024 bytes μPD780023/33 μPD780024/34
Internal expansion RAM size	None	512 bytes μPD78015F, 78016F 1024 bytes μPD78018F	None
MIN. instruction execution time	0.4 μs (10 MHz)		0.24 μs (8.38 MHz)
Number of I/O port	53		51
A/D converter	8 bits $\times$ 8		8 bits $\times$ 8 10 bits $\times$ 8 (μPD780034 Subseries)
Operation mode of serial interface — Subseries other than Y series	3-wire/2-wire/SBI: 1 3-wire (automatic transmit and receive): 1		3-wire : 2, UART: 1
Operation mode of serial interface — Y subseries	—	3-wire/2-wire/I^{2}C: 1 3-wire (automatic transmit and receive): 1	3-wire : 1, UART: 1, multimaster I^{2}C: 1
Package	• 64-pin plastic shrink DIP (750 mils) • 64-pin plastic QFP (14 $\times$ 14 mm)		
Package	• 64-pin plastic LQFP (12 $\times$ 12 mm)	• 64-pin ceramic shrink DIP (with window) (750 mils) **Note** • 64-pin ceramic WQFN (14 $\times$ 14 mm) **Note**	• 64-pin plastic LQFP (12 $\times$ 12 mm)
Programmer adapter	PA-78P018CW, PA-78P018GC, PA-78P018GK, PA-78P018KK-S		The development tool system differs from other subseries.
Emulation board	IE-78014-R-EM-A		
Electric specifications Recommended soldering conditions	Refer to the data sheet of each product.		

Note Only for PROM version

[MEMO]

APPENDIX B DEVELOPMENT TOOLS

The following development tools are available for the development of systems that employ the μPD780024, 780034, 780024Y, and 780034Y Subseries.

Figure B-1 shows the development tool configuration.

Figure B-1. Development Tool Configuration (1/2)

(1) When using the in-circuit emulator IE-78K0-NS

Figure B-1. Development Tool Configuration (2/2)

(2) When using the in-circuit emulator IE-78001-R-A

Language Processing Software

• Assembler package
• C compiler package
• C library source file
• Device file

Debugging Tool

• System simulator
• Integrated debugger
• Device file

Embedded Software

• Real-time OS
• OS

Host Machine (PC or EWS)

Interface board

Flash Memory
Write Environment

Flash programmer

Flash memory
write adapter

On-chip flash
memory version

In-circuit Emulator

Interface adapter

Emulation board

I/O board

Probe board

Emulation probe conversion board

Emulation probe

Conversion socket or
conversion adapter

Target system

Remark Items in broken line boxes differ according to the development environment. Refer to **B.3.1. Hardware**.

B.1 Language Processing Software

RA78K/0 Assembler Package	This assembler converts programs written in mnemonics into an object codes executable with a microcontroller. Further, this assembler is provided with functions capable of automatically creating symbol tables and branch instruction optimization. This assembler should be used in combination with an optical device file (DF780024 or DF780034). **<Precaution when using RA78K/0 in PC environment>** This assembler package is a DOS-based application. It can also be used in Windows, however, by using the Project Manager (included in assembler package) on Windows.
	Part Number: μS××××RA78K0
CC78K/0 C Compiler Package	This compiler converts programs written in C language into object codes executable with a microcontroller. This compiler should be used in combination with an optical assembler package and device file. **<Precaution when using RA78K/0 in PC environment>** This C compiler package is a DOS-based application. It can also be used in Windows, however, by using the Project Manager (included in assembler package) on Windows.
	Part Number: μS××××CC78K0
DF780024**Note** DF780034**Note** Device File	This file contains information peculiar to the device. This device file should be used in combination with an optical tool (RA78K/0, CC78K/0, SM78K0, ID78K0-NS, and ID78K0). Corresponding OS and host machine differ depending on the tool to be used with. • DF780024: for μPD780024, 780024Y Subseries • DF780034: for μPD780034, 780034Y Subseries
	Part Number: μS××××DF780024, μS××××DF780034
CC78K/0-L C Library Source File	This is a source file of functions configuring the object library included in the C compiler package (CC78K/0). This file is required to match the object library included in C compiler package to the customer's specifications.
	Part Number: μS××××CC78K0-L

Note The DF780024 and DF780034 can be used in common with the RA78K/0, CC78K/0, SM78K0, ID78K0-NS, and ID78K0.

Remark ××× in the part number differs depending on the host machine and OS used.

μS××××RA78K0
μS××××CC78K0
μS××××DF780024
μS××××DF780034
μS××××CC78K0-L

××××	Host Machine	OS	Supply Medium
AA13	PC-9800 series	Windows (Japanese version) [Notes 1, 2]	3.5-inch 2HD FD
AB13	IBM PC/AT[TM] and its compatibles	Windows (Japanese version) [Notes 1, 2]	3.5-inch 2HC FD
BB13		Windows (English version) [Notes 1, 2]	
3P16	HP9000 series 700[TM]	HP-UX[TM] (Rel. 9.05)	DAT (DDS)
3K13	SPARCstation[TM]	SunOS[TM] (Rel. 4.1.4)	3.5-inch 2HC FD
3K15			1/4-inch CGMT
3R13	NEWS[TM] (RISC)	NEWS-OS[TM] (Rel. 6.1)	3.5-inch 2HC FD

Notes 1. Can be operated in DOS environment.
2. Not support WindowsNT[TM]

B.2 Flash Memory Writing Tools

Flashpro II (type FL-PR2) Flash Programmer	Flash programmer dedicated to microcontrollers with on-chip flash memory.
FA-64CW FA-64GC FA-64GK [Note] Flash Memory Writing Adapter	Flash memory writing adapter used connected to the Flashpro II. • FA-64CW : 64-pin plastic shrink DIP (CW type) • FA-64GC : 64-pin plastic QFP (GC-AB8 type) • FA-64GK : 64-pin plastic LQFP (GK-8A8 type)

Note Under development.

Remark Flashpro II, FA-64CW, FA-64GC, and FA-64GK are products of Naito Densei Machidaseisakusho Co., Ltd.
Phone: (044) 822-3813 Naitou Densei Machidaseisakusho Co., Ltd.

B.3 Debugging Tools

B.3.1 Hardware (1/2)

(1) When using the in-circuit emulator IE-78K0-NS

IE-78K0-NS**Note** In-circuit Emulator		The in-circuit emulator serves to debug hardware and software when developing application systems using a 78K/0 Series product. It corresponds to integrated debugger (ID78K0-NS). This emulator should be used in combination with power supply unit, emulation probe, and interface adapter which is required to connect this emulator to the host machine.
IE-70000-MC-PS-B Power Supply Unit		This adapter is used for supplying power from a receptacle of 100-V to 240-V AC.
IE-70000-98-IF-C**Note** Interface Adapter		This adapter is required when using the PC-9800 series computer (except notebook type) as the IE-78K0-NS host machine.
IE-70000-CD-IF**Note** PC Card Interface		This is PC card and interface cable required when using the PC-9800 series notebook-type computer as the IE-78K0-NS host machine.
IE-70000-PC-IF-C**Note** Interface Adapter		This adapter is required when using the IBM PC and its compatible computers as the IE-78K0-NS host machine.
IE-780034-NS-EM1**Note** Emulation Board		This board emulates the operations of the peripheral hardware peculiar to a device. It should be used in combination with an in-circuit emulator.
NP-64CW Emulation Probe		This probe is used to connect the in-circuit emulator to the target system and is designed for 64-pin plastic shrink DIP (CW type).
NP-64GC Emulation Probe		This probe is used to connect the in-circuit emulator to the target system and is designed for 64-pin plastic QFP (GC-AB8 type).
	EV-9200GC-64 Conversion Socket (Refer to **Figures B-2 and B-3**)	This conversion socket connects the NP-64GC to the target system board designed to mount a 64-pin plastic QFP (GC-AB8 type).
NP-64GK Emulation Probe		This probe is used to connect the in-circuit emulator to the target system and is designed for 64-pin plastic LQFP (GK-8A8 type).
	TGK-064SBW Conversion Adapter (Refer to **Figure B-4**)	This conversion socket connects the NP-64GK to the target system board designed to mount a 64-pin plastic LQFP (GK-8A8 type).

Note Under development

Remarks 1. NP-64CW, NP-64GC, and NP-64GK are products of Naitou Densei Machidaseisakusho Co., Ltd.
Phone: (044) 822-3813 Naitou Densei Machidaseisakusho Co., Ltd.
2. TGK-064SBW is a product of TOKYO ELETECH CORPORATION.
Phone: (03) 3820-7112 Tokyo Electronic Component Division
(06) 244-6672 Osaka Electronic Component Division
3. EV-9200GC-64 is sold in five units.
4. TGK-064SBW is sold in one units.

B.3.1 Hardware (2/2)

(2) When using the in-circuit emulator IE-78001-R-A

IE-78001-R-A**Note** In-circuit Emulator		The in-circuit emulator serves to debug hardware and software when developing application systems using a 78K/0 Series product. It corresponds to integrated debugger (ID78K0). This emulator should be used in combination with emulation probe and interface adapter, which is required to connect this emulator to the host machine.
IE-70000-98-IF-B or IE-7000-98-IF-C**Note** Interface Adapter		This adapter is required when using the PC-9800 series computer (except notebook type) as the IE-78001-R-A host machine.
IE-70000-PC-IF-B or IE-7000-PC-IF-C**Note** Interface Adapter		This adapter is required when using the IBM PC/AT and its compatible computers as the IE-78001-R-A host machine.
IE-78000-R-SV3 Interface Adapter		This is adapter and cable required when using an EWS computer as the IE-78001-R-A host machine, and is used connected to the board in the IE-78000-R-A.
IE-780034-NS-EM1**Note** Emulation Board		This board emulates the operations of the peripheral hardware peculiar to a device. It should be used in combination with an in-circuit emulator and emulation conversion board.
	IE-78K0-R-EX1**Note** Emulation Probe Conversion Board	This board is required when using the IE-780034-NS-EM1 on the IE-78001-R-A.
EP-78240CW-R Emulation Probe		This probe is used to connect the in-circuit emulator to the target system and is designed for 64-pin plastic shrink DIP (CW type).
EP-78240GC-R Emulation Probe		This probe is used to connect the in-circuit emulator to the target system and is designed for 64-pin plastic QFP (GC-AB8 type).
	EV-9200GC-64 Conversion Socket (Refer to **Figures B-2 and B-3**)	This conversion socket connects the EP-78240GC-R to the target system board designed to mount a 64-pin plastic QFP (GC-AB8 type).
EP-78012GK-R Emulation Probe		This probe is used to connect the in-circuit emulator to the target system and is designed for 64-pin plastic LQFP (GK-8A8 type).
	TGK-064SBW Conversion Adapter (Refer to **Figure B-4**)	This conversion socket connects the EP-78012GK-R to the target system board designed to mount a 64-pin plastic LQFP (GK-8A8 type).

Note Under development

Remarks 1. TGK-064SBW is a product of TOKYO ELETECH CORPORATION.

   Phone: (03) 3820-7112 Tokyo Electronic Component Division

   (06) 244-6672 Osaka Electronic Component Division

2. EV-9200GC-64 is sold in five units.

3. TGK-064SBW is sold in one units.

B.3.2 Software (1/2)

SM78K0 System Simulator	This system simulator is used to perform debugging at C source level or assembler level while simulating the operation of the target system on a host machine. This simulator runs on Windows. Use of the SM78K0 allows the execution of application logical testing and performance testing on an independent basis from hardware development without having to use an in-circuit emulator, thereby providing higher development efficiency and software quality. The SM78K0 should be used in combination with the optical device file (DF780024 or DF780034).
	Part Number: μS××××SM78K0

Remark ×××× in the part number differs depending on the host machine and OS used.

μS××××SM78K0

××××	Host Machine	OS	Supply Medium
AA13	PC-9800 series	Windows (Japanese version)[Note]	3.5-inch 2HD FD
AB13	IBM PC/AT and its compatibles	Windows (Japanese version)[Note]	3.5-inch 2HC FD
BB13		Windows (English version)[Note]	

Note Not support WindowsNT

B.3.2 Software (2/2)

ID78K0-NS**Note** Integrated Debugger (supporting in-circuit emulator IE-78K0-NS)	This debugger is a control program to debug 78K/0 Series microcontrollers. It adopts a graphical user interface, which is equivalent visually and operationally to Windows or OSF/Motif™. It also has an enhanced debugging function for C language programs, and thus trace results can be displayed on screen in C-language level by using the windows integration function which links a trace result with its source program, disassembled display, and memory display. In addition, by incorporating function modules such as task debugger and system performance analyzer, the efficiency of debugging programs, which run on real-time OSs can be improved. It should be used in combination with the optional device file.
ID78K0 Integrated Debugger (supporting in-circuit emulator IE-78001-R-A)	
	Part Number: μS××××ID78K0-NS, μS××××ID78K0

Note Under development

Remark ×××× in the part number differs depending on the host machine and OS used.

μS××××ID78K0-NS

××××	Host Machine	OS	Supply Medium
AA13	PC-9800 series	Windows (Japanese version)**Note**	3.5-inch 2HD FD
AB13	IBM PC/AT and its compatibles	Windows (Japanese version)**Note**	3.5-inch 2HC FD
BB13		Windows (English version)**Note**	

Note Not support WindowsNT

μS××××ID78K0

××××	Host Machine	OS	Supply Medium
AA13	PC-9800 series	Windows (Japanese version)**Note**	3.5-inch 2HD FD
AB13	IBM PC/AT and its compatibles	Windows (Japanese version)**Note**	3.5-inch 2HC FD
BB13		Windows (English version)**Note**	
3P16	HP9000 series 700	HP-UX (Rel. 9.05)	DAT (DDS)
3K13	SPARCstation	SunOS (Rel. 4.1.4)	3.5-inch 2HC FD
3K15			1/4-inch CGMT
3R13	NEWS™ (RISC)	NEWS-OS (Rel. 6.1)	3.5-inch 2HC FD

Note Not support WindowsNT

B.4 System Upgrade from Former In-circuit Emulator for 78K/0 Series to IE-78001-R-A

If you already have a former in-circuit emulator for 78K/0 Series microcontrollers (IE-78000-R or IE-78000-R-A), that in-circuit emulator can operate as an equivalent to the IE-78001-R-A by replacing its internal break board with the IE-78001-R-BK (under development).

Table B-1. System-up Method from Former In-circuit Emulator for 78K/0 Series to the IE-78001-R-A

In-circuit Emulator Owned	In-circuit Emulator Cabinet System-up[Note]	Board to be Purchased
IE-78000-R	Required	IE-78001-R-BK
IE-78000-R-A	Not required	

Note For system-up of a cabinet, send your in-circuit emulator to NEC.

Conversion Socket Drawing (EV-9200GC-64) and Footprints

Figure B-2. EV-9200GC-64 Drawing (for reference only)

EV-9200GC-64-G0

ITEM	MILLIMETERS	INCHES
A	18.8	0.74
B	14.1	0.555
C	14.1	0.555
D	18.8	0.74
E	4-C 3.0	4-C 0.118
F	0.8	0.031
G	6.0	0.236
H	15.8	0.622
I	18.5	0.728
J	6.0	0.236
K	15.8	0.622
L	18.5	0.728
M	8.0	0.315
N	7.8	0.307
O	2.5	0.098
P	2.0	0.079
Q	1.35	0.053
R	0.35±0.1	$0.014^{+0.004}_{-0.005}$
S	$\phi 2.3$	$\phi 0.091$
T	$\phi 1.5$	$\phi 0.059$

Figure B-3. EV-9200GC-64 Footprints (for reference only)

EV-9200GC-64-P1E

ITEM	MILLIMETERS	INCHES
A	19.5	0.768
B	14.8	0.583
C	$0.8\pm0.02 \times 15=12.0\pm0.05$	$0.031^{+0.002}_{-0.001} \times 0.591=0.472^{+0.003}_{-0.002}$
D	$0.8\pm0.02 \times 15=12.0\pm0.05$	$0.031^{+0.002}_{-0.001} \times 0.591=0.472^{+0.003}_{-0.002}$
E	14.8	0.583
F	19.5	0.768
G	6.00 ± 0.08	$0.236^{+0.004}_{-0.003}$
H	6.00 ± 0.08	$0.236^{+0.004}_{-0.003}$
I	0.5 ± 0.02	$0.197^{+0.001}_{-0.002}$
J	$\phi 2.36\pm0.03$	$\phi 0.093^{+0.001}_{-0.002}$
K	$\phi 2.2\pm0.1$	$\phi 0.087^{+0.004}_{-0.005}$
L	$\phi 1.57\pm0.03$	$\phi 0.062^{+0.001}_{-0.002}$

Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Conversion Adapter Drawing (TGK-064SBW)

Figure B-4. TGK-064SBW Drawing (for reference only)

ITEM	MILLIMETERS	INCHES
A	18.4	0.724
B	0.65x15=9.75	0.026x0.591=0.384
C	0.65	0.026
D	7.75	0.305
E	10.15	0.400
F	12.55	0.494
G	14.95	0.589
H	0.65x15=9.75	0.026x0.591=0.384
I	11.85	0.467
J	18.4	0.724
K	C 2.0	C 0.079
L	12.45	0.490
M	10.25	0.404
N	7.7	0.303
O	10.02	0.394
P	14.92	0.587
Q	11.1	0.437
R	1.45	0.057
S	1.45	0.057
T	4-ϕ1.3	4-ϕ0.051
U	1.8	0.071
V	5.0	0.197
W	ϕ5.3	ϕ0.209
X	4-C 1.0	4-C 0.039
Y	ϕ3.55	ϕ0.140
Z	ϕ0.9	ϕ0.035

ITEM	MILLIMETERS	INCHES
a	ϕ0.3	ϕ0.012
b	1.85	0.073
c	3.5	0.138
d	2.0	0.079
e	3.9	0.154
f	1.325	0.052
g	1.325	0.052
h	5.9	0.232
i	0.8	0.031
j	2.4	0.094
k	2.7	0.106

TGK-064SBW-G0E

note: Product by TOKYO ELETECH CORPORATION.

APPENDIX C EMBEDDED SOFTWARE

For efficient development and maintenance of the μPD780024, 780024Y, 780034, and 780034Y Subseries, the following embedded products are available.

Real-Time OS (1/2)

RX78K/0 Real-time OS	RX 78K/0 is a real-time OS conforming to the μITRON specifications. Tool (configurator) for generating nucleus of RX78K/0 and plural information tables is supplied. Used in combination with an optional assembler package (RA78/0) and device file (DF780024 or DF780034). **<Precaution when using RX78K/0 in PC environment>** The real-time OS is a DOS-based application. It should be used in the DOS Prompt when using in Windows.
	Part number: μS××××RX78013-$\triangle\triangle\triangle\triangle$

Caution **When purchasing the RX78K/0, fill in the purchase application form in advance and sign the user agreement.**

Remark ×××× and $\triangle\triangle\triangle\triangle$ in the part number differ depending on the host machine and OS used.

μS<u>××××</u>RX78013-<u>$\triangle\triangle\triangle\triangle$</u>

$\triangle\triangle\triangle\triangle$	Product Outline	Maximum Number for Use in Mass Production
001	Evaluation object	Do not use for mass-produced product.
100K	Mass-production object	0.1 million units
001M		1 million units
010M		10 million units
S01	Source program	Source program for mass-produced object

××××	Host Machine	OS	Supply Medium
AA13	PC-9800 series	Windows (Japanese version)[Notes 1, 2]	3.5-inch 2HD FD
AB13	IBM PC/AT and its compatibles	Windows (Japanese version)[Notes 1, 2]	3.5-inch 2HC FD
BB13		Windows (English version)[Notes 1, 2]	
3P16	HP9000 series 700	HP-UX (Rel. 9.05)	DAT (DDS)
3K13	SPARCstation	SunOS (Rel. 4.1.4)	3.5-inch 2HC FD
3K15			1/4-inch CGMT
3R13	NEWS (RISC)	NEWS-OS (Rel. 6.1)	3.5-inch 2HC FD

Notes 1. Can also be operated in DOS environment.

2. Not support WindowsNT.

Real-Time OS (2/2)

MX78K0 OS	MX78K/0 is an OS for μITRON specification subsets. A nucleus for the MX78K/0 is also included as a companion product. This manages tasks, events, and time. In the task management, determining the task execution order and switching from task to the next task are performed. **<Precaution when using MX78K/0 in PC environment>** The MX78K/0 is a DOS-based application. It should be used in the DOS Prompt when using in Windows.
	Part number: μS××××MX78K0-ΔΔΔ

Remark ×××× and ΔΔΔ in the part number differ depending on the host machine and OS used.

μS××××MX78K0-ΔΔΔ

ΔΔΔ	Product Outline	Maximum Number for Use in Mass Production
001	Evaluation object	Use in preproduction stages.
××	Mass-production object	Use in mass production stages.
S01	Source program	Only the users who purchased mass-production objects are allowed to purchase this program.

××××	Host Machine	OS	Supply Medium
AA13	PC-9800 series	Windows (Japanese version)[Notes 1, 2]	3.5-inch 2HD FD
AB13	IBM PC/AT and its compatibles	Windows (Japanese version)[Notes 1, 2]	3.5-inch 2HC FD
BB13		Windows (English version)[Notes 1, 2]	
3P16	HP9000 series 700	HP-UX (Rel. 9.05)	DAT (DDS)
3K13	SPARCstation	SunOS (Rel. 4.1.4)	3.5-inch 2HC FD
3K15			1/4-inch CGMT
3R13	NEWS (RISC)	NEWS-OS (Rel. 6.1)	3.5-inch 2HC FD

Notes 1. Can also be operated in DOS environment.

2. Not support WindowsNT.

[MEMO]

D.1 Register Index (In Alphabetical Order with Respect to Register Names)

D.2 Register Index (In Alphabetical Order with Respect to Register Symbol)

APPENDIX E REVISION HISTORY

The following shows the revision history up to present. Application portions signifies the chapter of each edition.

(1/3)

Edition No.	Main revised contents from old edition	Revised Sections
2nd edition	Recommended Connection of Unused IC, Vpp pins Changed Connect directly to $V_{SS0} \rightarrow$ Connect directly to V_{SS0} or V_{SS1}	CHAPTER 3 PIN FUNC-TION (μPD780024, 780034 SUBSERIES), CHAPTER 4 PIN FUNC-TION (μPD780024Y, 780034Y SUBSERIES)
	Cautions about set value added to Capture/Compare Register 00 (CR00) and Capture/Compare Register 01 (CR01) added	CHAPTER 8 16-BIT TIMER/EVENT COUNTER
	Cautions about Contending Operations added	
	Descriptions when TM50, TM51, and CR50, CR51 are used when TM50 and TM51 are connected in cascade configuration added.	CHAPTER 9 8-BIT TIMER/EVENT COUNTER
	Diagram of Square-wave Output Operations Timing added	
	Interrupt Request Generating Time Interval of Watch Timer revised 0.5 second $\rightarrow$ 0.5 or 0.25 second	CHAPTER 10 WATCH TIMER
	Block Diagram of Watchdog Timer revised	CHAPTER 11 WATCH-DOG TIMER
	Block Diagram of Clock Output/Buzzer Output Control Circuit revised	CHAPTER 12 CLOCK OUTPUT/BUZZER OUTPUT CONTROL CIRCUIT
	Cautions at Selecting Conversion Time added to A/D Converter Mode Register (ADM0) Format	CHAPTER 13 8-BIT A/D CONVERTER (μPD780024, 780024Y SUBSERIES), Chapter 14 10-BIT A/D CONVERTER (μPD780034, 780034Y SUBSERIES)
	Cautions about first A/D Conversion Value just after A/D Conversion Start added	
	A/D Conversion by Hardware Start (When Falling Edge is Specified) and A/D Conversion by Software Start revised	
	Baud Rate Generator Control Register (BRGC0) Format revised • n value changed • Cautions When Using Infrared Data Transfer Mode added	CHAPTER 16 SERIAL INTERFACE (UART0)
	Descriptions about Receive Completion Interrupt (INTSR0) Generation Timing When Receive Error Is Generated added	
	Available Bit Rate at Infrared Data Transfer Mode changed	
	IIC Clock Select Register (IICCL0) Format revised • Setting Details of CL00 bit revised • Cautions at Transfer Rate Change added	CHAPTER 18 SERIAL INTERFACE (IIC0) (μPD780024Y, 780034Y SUBSERIES ONLY)
	Procedure of Communication Reservation revised	

(2/3)

Edition No.	Main revised contents from old edition	Revised Sections
2nd edition	The following two items removed from External Interrupt • Detect T100/P70/TO0 Pin Input Edge • Detect T101/P71 Pin Input Edge	CHAPTER 19 INTER-RUPT FUNCTIONS
	Data Hold Voltage at STOP Mode Changed $\quad$ 1.8 V $\rightarrow$ 1.6 V	CHAPTER 21 STANDBY FUNCTIONS
	A/D Converter in HALT Mode Operating Statuses Revised Operation enable $\rightarrow$ Operation halt	
	Clock Output/Buzzer Output Control Circuit in STOP Mode Operating Status added	
	• DF780024 added to Device File • The product name of Flash Programmer changed $\quad$ Flashpro $\rightarrow$ Flashpro II (Cavity No. FL-PR2) • The product name of Flash Memory Writing Adapter changed $\quad$ PA-FLASH64CW $\rightarrow$ FA-64CW, PA-FLASH64GC $\rightarrow$ FA-64GC, $\quad$ PA-FLASH64GK $\rightarrow$ FA-64GK • The product name of In-Circuit Emulator changed $\quad$ IE-780000-SL $\rightarrow$ IE-78001-R-A • CPU Core Board(IE-78K0-SL-EM) removed • The product name of Conversion Socket changed $\quad$ EV-9200GC-64 $\rightarrow$ TGC-064SAP • Former edition, development Environment When Using IE-78000-R-A removed	APPENDIX B DEVEL-OPMENT TOOLS
3rd edition	Caution about A/D Conversion Result Register (ADCR0) read operation added.	CHAPTER 13 8-BIT A/D CONVERTER (μPD780024, 780024Y SUBSERIES), CHAPTER 14 10-BIT A/D CONVERTER (μPD780034, 780034Y SUBSERIES)
	Caution about setting of port mode register and output latch is added.	CHAPTER 16 SERIAL INTERFACE (UART0), CHAPTER 17 SERIAL INTERFACE (SIO3), CHAPTER 18 SERIAL INTERFACE (IIC0) (μPD780024Y, 780034Y SUBSERIES ONLY)
	Description of LREL0 flag of IIC Control Register (IICC0) revised.	CHAPTER 18 SERIAL INTERFACE (IIC0) (μPD780024, 780024Y SUBSERIES ONLY)
	Communication reservation check method changed.	
	Description revised: In-circuit emulator IE-78K0-NS is supported.	APPENDIX B DEVEL-OPMENT TOOLS
	Description revised: Fuzzy inference development support system is deleted.	APPENDIX C EMBED-DED SOFTWARE

Edition No.	Main revised contents from old edition	Revised Sections
4th Edition	Addition of caution regarding setting values for memory size switching register to **5.1 Memory Spaces**	CHAPTER 5 CPU ARCHITECTURE
	Change and addition of **Caution** to **8.3 16-bit Timer/Event Counter Configuration (2) Capture/compare register00(CR00), (3) Capture/compare register01(CR01)**	CHAPTER 8 16-BIT TIMER/EVENT COUNTER
	Change in **Figure 8-2 16-bit Timer Mode Control Register (TMC0) Format**	
	Addition of **Caution** to **Figure 8-3 Capture/Compare Control Register 0 (CRC0) Format**	
	Addition of **Note** to **Figure 8-4 16-bit Timer Output Control Register (TOC0) Format**	
	Change and addition of **Caution** to **Figure 8-5 Prescaler Mode Register 0 (PRM0) Format**	
	Addition of **Caution** to **Figure 8-10 Control Register Settings for PPG Output Operation**	
	Addition of **Caution** to **Figure 8-10 Control Register Settings for PPG Output Operation**	
	Revision of following timing charts **Figure 8-13 Timing of Pulse Width Measurement Operation by Free-Running Counter and One Capture Register (with Both Edges Specified)** **Figure 8-16 Timing of Pulse Width Measurement Operation with Free-Running Counter (with Both Edges Specified)** **Figure 8-18 Timing of Pulse Width Measurement Operation by Free-Running Counter and Two Capture Registers (with Rising Edge Specified)** **Figure 8-20 Timing of Pulse Width Measurement Operation by Means of Restart (with Rising Edge Specified)**	
	Addition of **Caution** to **8.5.4 External event counter operation**	
	8.5.6 One-shot pulse output operation First sentence about prohibition of one-shot pulse output with external trigger completely changed	
	8.6 16-bit Timer/Event Counter Operating Precautions Revision in **(7) Operation of OVF0 flag** Addition of the following items 　　　**(9) Timer operation** 　　　**(10) Capture operation** 　　　**(11) Compare operation** 　　　**(12) Edge detection**	
	Revision of **Caution** of **13.2 A/D Converter Configuration, (2) A/D conversion result register (ADCR0)**	CHAPTER 13 8-BIT A/D CONVERTER (μPD780024, 780024Y SUBSERIES)
	Revision in **13.5 A/D Converter Cautions, (10) A/D conversion result register (ADCR0) read operation**	
	Revision of **Caution** of **14.2 A/D Converter Configuration, (2) A/D conversion result register (ADCR0)**	CHAPTER 14 10-BIT A/D CONVERTER (μPD780034, 780034Y SUBSERIES)
	Revision in **14.5 A/D Converter Cautions, (10) A/D conversion result register (ADCR0) read operation**	
	Addition of **Note** to **Figure 17-2 Serial Interface (SIO30) Configuration**	CHAPTER 17 SERIAL INTERFACE (SIO3)
	Revision of **18.3 Registers to Control Serial Interface, (1) IIC control register (IICC0)**	CHAPTER 18 SERIAL INTERFACE (IIC0) (μPD780024Y, 780034Y SUBSERIES ONLY)
	Revision of explanations of STT0 and SPT0 flags in **Figure 18-3 IIC Control Register (IICC0) Format**	

[MEMO]

Facsimile Message

From:

_____
Name

_____
Company

_____
Tel.   FAX

_____
Address

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Thank you for your kind support.

North America NEC Electronics Inc. Corporate Communications Dept. Fax: 1-800-729-9288 1-408-588-6130	**Hong Kong, Philippines, Oceania** NEC Electronics Hong Kong Ltd. Fax: +852-2886-9022/9044	**Asian Nations except Philippines** NEC Electronics Singapore Pte. Ltd. Fax: +65-250-3583
Europe NEC Electronics (Europe) GmbH Technical Documentation Dept. Fax: +49-211-6503-274	**Korea** NEC Electronics Hong Kong Ltd. Seoul Branch Fax: 02-528-4411	**Japan** NEC Corporation Semiconductor Solution Engineering Division Technical Information Support Dept. Fax: 044-548-7900
South America NEC do Brasil S.A. Fax: +55-11-6465-6829	**Taiwan** NEC Electronics Taiwan Ltd. Fax: 02-719-5951	

I would like to report the following error/make the following suggestion:

Document title: _____

Document number: _____ Page number: _____

_____

_____

_____

If possible, please fax the referenced page or drawing.

Document Rating	Excellent	Good	Acceptable	Poor
Clarity	❏	❏	❏	❏
Technical Accuracy	❏	❏	❏	❏
Organization	❏	❏	❏	❏

CS 97.8